riscv
/
caravel
mirror of https://github.com/efabless/caravel.git
1
0
Fork 0
Code Issues Projects Releases Wiki Activity
caravel/lef/caravan_power_routing.lef

4363 lines
206 KiB
Plaintext
Raw Normal View History

Caravan top lvs (#67) * - update caravan configuration * change correct gpio_default blocks instance names * implement powerrouting work around * place spare logic blocks * keep the history of runs and sym link last/final one * - update caravan mag, def and gl views - add fake power routing cell in the rtl as a placeholder for openlane to prevent routing on that cell - fix some syntax errors in chip_io_alt - match simple_por lef pins with mag by regenerating it * Apply automatic changes to Manifest and README.rst * add caravan power routing lef * - update mag and def view of caravan - add_macro_placement for fake cell * Added back the power routing to Caravan, fixed DRC errors, ran LVS, corrected placement of isolated substrate regions, and replaced the signal routing for the analog lines. Be aware that merging with main may cause issues with the mgmt_protect.mag file and its subcells mprj2_logic_high.mag and mprj_logic_high.mag. It may be worth cherry-picking the files to merge and exclude those layouts. Co-authored-by: kareem <kareem.farid@efabless.com> Co-authored-by: kareefardi <kareefardi@users.noreply.github.com> Co-authored-by: Jeff DiCorpo <42048757+jeffdi@users.noreply.github.com>
2022-04-14 17:05:16 -05:00
VERSION 5.7 ;
NOWIREEXTENSIONATPIN ON ;
DIVIDERCHAR "/" ;
BUSBITCHARS "[]" ;
MACRO caravan_power_routing
CLASS BLOCK ;
FOREIGN caravan_power_routing ;
ORIGIN 0.000 0.000 ;
SIZE 3588.000 BY 5188.000 ;
Caravan redesign (#321) * Fixed caravan top level power routing and updated views for mag, gds and lef * caravan(rtl): updates ~ typos fix - remove unused pin in chip_io_alt + add caravan_power_routing verilog * Apply automatic changes to Manifest and README.rst * ~ update caravan openlane configs to add extra cell references ~ correct placment and cell names of some macro in caravan interactive script * reharden: caravan + add non functional blocks + add an initial iteration of caravan * Apply automatic changes to Manifest and README.rst * Revert "Fixed caravan top level power routing and updated views for mag, gds and lef" This reverts commit 70628f748af35aaeae06829b05b2c28a49648fc2. * fixed caravan top level power routing * reharden: caravan based on new power routing ~ guard rtl chip_io power pins in the power macro guard * Apply automatic changes to Manifest and README.rst * fixed caravan top level power routing * rehadren: caravan + add caravan signal routing to openlane run ~ change rtl to guard power and analog against routing by openlane by ifndef TOP_ROUTING ~ add pr bounadry for caravan signal routing to fix origin issues * Apply automatic changes to Manifest and README.rst * fix power connection in buffering block and regenerate gl * Apply automatic changes to Manifest and README.rst * updated views for caravan * Added extract unique to lvs-gds-cell target. (#313) * This fixes errors in the top level RTL of caravan that failed to hook up the buffers through the SoC correctly. * Apply automatic changes to Manifest and README.rst * reharden: caravan ~ rtl updated * fixed caravan mag top level * updated views for caravan + signoff * fixed top level cell name * fix syntax error related to signal initialization place in caravan (#319) * fix syntax error related to signal initialization place in caravan- fixed in caravel in another commit * Apply automatic changes to Manifest and README.rst Co-authored-by: M0stafaRady <M0stafaRady@users.noreply.github.com> * Apply automatic changes to Manifest and README.rst Co-authored-by: Marwan Abbas <marwaneltoukhy@aucegypt.edu> Co-authored-by: kareem <kareem.farid@efabless.com> Co-authored-by: kareefardi <kareefardi@users.noreply.github.com> Co-authored-by: Mitch Bailey <d-m-bailey@users.noreply.github.com> Co-authored-by: Tim Edwards <tim@opencircuitdesign.com> Co-authored-by: RTimothyEdwards <RTimothyEdwards@users.noreply.github.com> Co-authored-by: Marwan Abbas <67271180+marwaneltoukhy@users.noreply.github.com> Co-authored-by: M0stafaRady <107422726+M0stafaRady@users.noreply.github.com> Co-authored-by: M0stafaRady <M0stafaRady@users.noreply.github.com> Co-authored-by: jeffdi <jeffdi@users.noreply.github.com>
2022-10-21 09:37:41 -05:00
PIN vccd_core
PORT
LAYER met3 ;
RECT 197.280 390.755 229.220 413.720 ;
RECT 197.280 341.280 229.220 364.500 ;
LAYER via3 ;
RECT 209.885 391.210 228.205 413.530 ;
RECT 209.765 341.690 228.085 364.010 ;
LAYER met4 ;
RECT 220.930 1152.330 315.800 1167.330 ;
RECT 448.500 1152.330 450.780 1170.320 ;
RECT 468.500 1152.330 470.780 1170.320 ;
RECT 548.500 1152.330 550.780 1170.320 ;
RECT 568.500 1152.330 570.780 1170.320 ;
RECT 665.300 1152.330 667.580 1167.320 ;
RECT 740.550 1152.330 742.830 1167.320 ;
RECT 815.800 1152.330 818.080 1167.320 ;
RECT 891.050 1152.330 893.330 1167.320 ;
RECT 966.300 1152.330 968.580 1167.320 ;
RECT 1041.550 1152.330 1043.830 1167.320 ;
RECT 1116.800 1152.330 1119.080 1167.320 ;
RECT 1192.050 1152.330 1194.330 1167.320 ;
RECT 1267.300 1152.330 1269.580 1167.320 ;
RECT 1342.550 1152.330 1344.830 1167.320 ;
RECT 1417.800 1152.330 1420.080 1167.320 ;
RECT 1493.050 1152.330 1495.330 1167.320 ;
RECT 1568.300 1152.330 1570.580 1167.320 ;
RECT 1643.550 1152.330 1645.830 1167.320 ;
RECT 1718.800 1152.330 1721.080 1167.320 ;
RECT 1794.050 1152.330 1796.330 1167.320 ;
RECT 1869.300 1152.330 1871.580 1167.320 ;
RECT 1944.550 1152.330 1946.830 1167.320 ;
RECT 2019.800 1152.330 2022.080 1167.320 ;
RECT 2095.050 1152.330 2097.330 1167.320 ;
RECT 2170.300 1152.330 2172.580 1167.320 ;
RECT 2245.550 1152.330 2247.830 1167.320 ;
RECT 2320.800 1152.330 2323.080 1167.320 ;
RECT 2396.050 1152.330 2398.330 1167.320 ;
RECT 2471.300 1152.330 2473.580 1167.320 ;
RECT 2546.550 1152.330 2548.830 1167.320 ;
RECT 2621.800 1152.330 2624.080 1167.320 ;
RECT 2696.800 1152.330 2699.080 1167.320 ;
RECT 2898.600 1152.330 2900.880 1170.320 ;
RECT 2918.600 1152.330 2920.880 1170.320 ;
RECT 220.990 1046.990 233.990 1152.330 ;
RECT 2921.840 1047.520 2984.810 1062.520 ;
RECT 3135.220 1047.640 3140.540 1062.300 ;
RECT 3212.020 1047.640 3217.340 1062.300 ;
RECT 3288.820 1047.640 3294.140 1062.300 ;
RECT 220.990 1043.790 257.600 1046.990 ;
RECT 220.990 996.990 233.990 1043.790 ;
RECT 2983.210 1038.460 2984.810 1047.520 ;
RECT 3136.810 1038.420 3138.410 1047.640 ;
RECT 3213.610 1038.420 3215.210 1047.640 ;
RECT 3290.410 1038.420 3292.010 1047.640 ;
RECT 2922.480 997.300 2935.870 999.040 ;
RECT 220.990 993.790 257.600 996.990 ;
RECT 2922.480 995.700 2964.880 997.300 ;
RECT 2922.480 994.620 2935.870 995.700 ;
RECT 220.990 946.990 233.990 993.790 ;
RECT 220.990 943.790 257.600 946.990 ;
RECT 220.990 896.990 233.990 943.790 ;
RECT 2922.480 919.100 2935.870 920.840 ;
RECT 2922.480 917.500 2964.880 919.100 ;
RECT 2922.480 916.420 2935.870 917.500 ;
RECT 220.990 893.790 257.600 896.990 ;
RECT 220.990 883.710 233.990 893.790 ;
RECT 209.320 865.630 233.990 883.710 ;
RECT 208.840 843.790 257.600 846.990 ;
RECT 2922.480 840.900 2935.870 842.640 ;
RECT 2922.480 839.300 2964.880 840.900 ;
RECT 2922.480 838.220 2935.870 839.300 ;
RECT 208.840 793.790 257.600 796.990 ;
RECT 2922.480 762.700 2935.870 764.440 ;
RECT 2922.480 761.100 2964.880 762.700 ;
RECT 2922.480 760.020 2935.870 761.100 ;
RECT 208.840 743.790 257.600 746.990 ;
RECT 208.840 693.790 257.600 696.990 ;
RECT 2922.480 684.500 2935.870 686.240 ;
RECT 2922.480 682.900 2964.880 684.500 ;
RECT 2922.480 681.820 2935.870 682.900 ;
RECT 208.840 643.790 257.600 646.990 ;
RECT 2922.480 600.300 2935.870 602.040 ;
RECT 2959.660 600.300 2965.060 606.530 ;
RECT 2922.480 598.700 2965.060 600.300 ;
RECT 2922.480 597.620 2935.870 598.700 ;
RECT 208.840 593.790 257.600 596.990 ;
RECT 208.840 543.790 257.600 546.990 ;
RECT 2922.480 528.100 2935.870 529.840 ;
RECT 2922.480 526.500 2964.880 528.100 ;
RECT 2922.480 525.420 2935.870 526.500 ;
RECT 208.840 493.790 257.600 496.990 ;
RECT 208.840 443.790 257.600 446.990 ;
RECT 209.320 396.990 228.890 413.970 ;
RECT 3161.770 404.620 3163.370 410.310 ;
RECT 3201.770 405.080 3203.370 410.000 ;
RECT 208.840 393.790 257.600 396.990 ;
RECT 209.320 390.770 228.890 393.790 ;
RECT 3160.360 390.990 3165.050 404.620 ;
RECT 3200.490 390.670 3204.610 405.080 ;
RECT 3141.590 369.140 3143.190 386.870 ;
RECT 3157.090 369.140 3158.690 386.870 ;
RECT 3172.590 369.140 3174.190 386.870 ;
RECT 3188.090 369.140 3189.690 386.870 ;
RECT 3203.590 369.140 3205.190 386.870 ;
RECT 3219.090 369.140 3220.690 386.870 ;
RECT 209.290 346.990 228.860 364.450 ;
RECT 208.840 343.790 257.600 346.990 ;
RECT 209.290 341.250 228.860 343.790 ;
RECT 208.840 293.790 257.600 296.990 ;
RECT 3141.570 262.550 3143.170 278.900 ;
RECT 3157.070 262.550 3158.670 278.900 ;
RECT 3172.570 262.550 3174.170 278.900 ;
RECT 3188.070 262.550 3189.670 278.900 ;
RECT 3203.570 262.550 3205.170 278.900 ;
RECT 3219.070 262.550 3220.670 278.900 ;
RECT 209.370 241.110 292.680 260.610 ;
RECT 716.620 249.680 723.690 253.440 ;
RECT 719.300 248.190 720.200 249.680 ;
RECT 3306.350 234.955 3347.130 236.600 ;
LAYER via4 ;
RECT 282.770 1153.675 314.350 1166.055 ;
RECT 448.900 1165.630 450.080 1166.810 ;
RECT 448.900 1164.030 450.080 1165.210 ;
RECT 448.900 1162.430 450.080 1163.610 ;
RECT 448.900 1160.830 450.080 1162.010 ;
RECT 448.900 1159.230 450.080 1160.410 ;
RECT 448.900 1157.630 450.080 1158.810 ;
RECT 448.900 1156.030 450.080 1157.210 ;
RECT 448.900 1154.430 450.080 1155.610 ;
RECT 448.900 1152.830 450.080 1154.010 ;
RECT 468.900 1165.630 470.080 1166.810 ;
RECT 468.900 1164.030 470.080 1165.210 ;
RECT 468.900 1162.430 470.080 1163.610 ;
RECT 468.900 1160.830 470.080 1162.010 ;
RECT 468.900 1159.230 470.080 1160.410 ;
RECT 468.900 1157.630 470.080 1158.810 ;
RECT 468.900 1156.030 470.080 1157.210 ;
RECT 468.900 1154.430 470.080 1155.610 ;
RECT 468.900 1152.830 470.080 1154.010 ;
RECT 548.900 1165.630 550.080 1166.810 ;
RECT 548.900 1164.030 550.080 1165.210 ;
RECT 548.900 1162.430 550.080 1163.610 ;
RECT 548.900 1160.830 550.080 1162.010 ;
RECT 548.900 1159.230 550.080 1160.410 ;
RECT 548.900 1157.630 550.080 1158.810 ;
RECT 548.900 1156.030 550.080 1157.210 ;
RECT 548.900 1154.430 550.080 1155.610 ;
RECT 548.900 1152.830 550.080 1154.010 ;
RECT 568.900 1165.630 570.080 1166.810 ;
RECT 568.900 1164.030 570.080 1165.210 ;
RECT 568.900 1162.430 570.080 1163.610 ;
RECT 568.900 1160.830 570.080 1162.010 ;
RECT 568.900 1159.230 570.080 1160.410 ;
RECT 568.900 1157.630 570.080 1158.810 ;
RECT 568.900 1156.030 570.080 1157.210 ;
RECT 568.900 1154.430 570.080 1155.610 ;
RECT 568.900 1152.830 570.080 1154.010 ;
RECT 665.700 1165.630 666.880 1166.810 ;
RECT 665.700 1164.030 666.880 1165.210 ;
RECT 665.700 1162.430 666.880 1163.610 ;
RECT 665.700 1160.830 666.880 1162.010 ;
RECT 665.700 1159.230 666.880 1160.410 ;
RECT 665.700 1157.630 666.880 1158.810 ;
RECT 665.700 1156.030 666.880 1157.210 ;
RECT 665.700 1154.430 666.880 1155.610 ;
RECT 665.700 1152.830 666.880 1154.010 ;
RECT 740.950 1165.630 742.130 1166.810 ;
RECT 740.950 1164.030 742.130 1165.210 ;
RECT 740.950 1162.430 742.130 1163.610 ;
RECT 740.950 1160.830 742.130 1162.010 ;
RECT 740.950 1159.230 742.130 1160.410 ;
RECT 740.950 1157.630 742.130 1158.810 ;
RECT 740.950 1156.030 742.130 1157.210 ;
RECT 740.950 1154.430 742.130 1155.610 ;
RECT 740.950 1152.830 742.130 1154.010 ;
RECT 816.200 1165.630 817.380 1166.810 ;
RECT 816.200 1164.030 817.380 1165.210 ;
RECT 816.200 1162.430 817.380 1163.610 ;
RECT 816.200 1160.830 817.380 1162.010 ;
RECT 816.200 1159.230 817.380 1160.410 ;
RECT 816.200 1157.630 817.380 1158.810 ;
RECT 816.200 1156.030 817.380 1157.210 ;
RECT 816.200 1154.430 817.380 1155.610 ;
RECT 816.200 1152.830 817.380 1154.010 ;
RECT 891.450 1165.630 892.630 1166.810 ;
RECT 891.450 1164.030 892.630 1165.210 ;
RECT 891.450 1162.430 892.630 1163.610 ;
RECT 891.450 1160.830 892.630 1162.010 ;
RECT 891.450 1159.230 892.630 1160.410 ;
RECT 891.450 1157.630 892.630 1158.810 ;
RECT 891.450 1156.030 892.630 1157.210 ;
RECT 891.450 1154.430 892.630 1155.610 ;
RECT 891.450 1152.830 892.630 1154.010 ;
RECT 966.700 1165.630 967.880 1166.810 ;
RECT 966.700 1164.030 967.880 1165.210 ;
RECT 966.700 1162.430 967.880 1163.610 ;
RECT 966.700 1160.830 967.880 1162.010 ;
RECT 966.700 1159.230 967.880 1160.410 ;
RECT 966.700 1157.630 967.880 1158.810 ;
RECT 966.700 1156.030 967.880 1157.210 ;
RECT 966.700 1154.430 967.880 1155.610 ;
RECT 966.700 1152.830 967.880 1154.010 ;
RECT 1041.950 1165.630 1043.130 1166.810 ;
RECT 1041.950 1164.030 1043.130 1165.210 ;
RECT 1041.950 1162.430 1043.130 1163.610 ;
RECT 1041.950 1160.830 1043.130 1162.010 ;
RECT 1041.950 1159.230 1043.130 1160.410 ;
RECT 1041.950 1157.630 1043.130 1158.810 ;
RECT 1041.950 1156.030 1043.130 1157.210 ;
RECT 1041.950 1154.430 1043.130 1155.610 ;
RECT 1041.950 1152.830 1043.130 1154.010 ;
RECT 1117.200 1165.630 1118.380 1166.810 ;
RECT 1117.200 1164.030 1118.380 1165.210 ;
RECT 1117.200 1162.430 1118.380 1163.610 ;
RECT 1117.200 1160.830 1118.380 1162.010 ;
RECT 1117.200 1159.230 1118.380 1160.410 ;
RECT 1117.200 1157.630 1118.380 1158.810 ;
RECT 1117.200 1156.030 1118.380 1157.210 ;
RECT 1117.200 1154.430 1118.380 1155.610 ;
RECT 1117.200 1152.830 1118.380 1154.010 ;
RECT 1192.450 1165.630 1193.630 1166.810 ;
RECT 1192.450 1164.030 1193.630 1165.210 ;
RECT 1192.450 1162.430 1193.630 1163.610 ;
RECT 1192.450 1160.830 1193.630 1162.010 ;
RECT 1192.450 1159.230 1193.630 1160.410 ;
RECT 1192.450 1157.630 1193.630 1158.810 ;
RECT 1192.450 1156.030 1193.630 1157.210 ;
RECT 1192.450 1154.430 1193.630 1155.610 ;
RECT 1192.450 1152.830 1193.630 1154.010 ;
RECT 1267.700 1165.630 1268.880 1166.810 ;
RECT 1267.700 1164.030 1268.880 1165.210 ;
RECT 1267.700 1162.430 1268.880 1163.610 ;
RECT 1267.700 1160.830 1268.880 1162.010 ;
RECT 1267.700 1159.230 1268.880 1160.410 ;
RECT 1267.700 1157.630 1268.880 1158.810 ;
RECT 1267.700 1156.030 1268.880 1157.210 ;
RECT 1267.700 1154.430 1268.880 1155.610 ;
RECT 1267.700 1152.830 1268.880 1154.010 ;
RECT 1342.950 1165.630 1344.130 1166.810 ;
RECT 1342.950 1164.030 1344.130 1165.210 ;
RECT 1342.950 1162.430 1344.130 1163.610 ;
RECT 1342.950 1160.830 1344.130 1162.010 ;
RECT 1342.950 1159.230 1344.130 1160.410 ;
RECT 1342.950 1157.630 1344.130 1158.810 ;
RECT 1342.950 1156.030 1344.130 1157.210 ;
RECT 1342.950 1154.430 1344.130 1155.610 ;
RECT 1342.950 1152.830 1344.130 1154.010 ;
RECT 1418.200 1165.630 1419.380 1166.810 ;
RECT 1418.200 1164.030 1419.380 1165.210 ;
RECT 1418.200 1162.430 1419.380 1163.610 ;
RECT 1418.200 1160.830 1419.380 1162.010 ;
RECT 1418.200 1159.230 1419.380 1160.410 ;
RECT 1418.200 1157.630 1419.380 1158.810 ;
RECT 1418.200 1156.030 1419.380 1157.210 ;
RECT 1418.200 1154.430 1419.380 1155.610 ;
RECT 1418.200 1152.830 1419.380 1154.010 ;
RECT 1493.450 1165.630 1494.630 1166.810 ;
RECT 1493.450 1164.030 1494.630 1165.210 ;
RECT 1493.450 1162.430 1494.630 1163.610 ;
RECT 1493.450 1160.830 1494.630 1162.010 ;
RECT 1493.450 1159.230 1494.630 1160.410 ;
RECT 1493.450 1157.630 1494.630 1158.810 ;
RECT 1493.450 1156.030 1494.630 1157.210 ;
RECT 1493.450 1154.430 1494.630 1155.610 ;
RECT 1493.450 1152.830 1494.630 1154.010 ;
RECT 1568.700 1165.630 1569.880 1166.810 ;
RECT 1568.700 1164.030 1569.880 1165.210 ;
RECT 1568.700 1162.430 1569.880 1163.610 ;
RECT 1568.700 1160.830 1569.880 1162.010 ;
RECT 1568.700 1159.230 1569.880 1160.410 ;
RECT 1568.700 1157.630 1569.880 1158.810 ;
RECT 1568.700 1156.030 1569.880 1157.210 ;
RECT 1568.700 1154.430 1569.880 1155.610 ;
RECT 1568.700 1152.830 1569.880 1154.010 ;
RECT 1643.950 1165.630 1645.130 1166.810 ;
RECT 1643.950 1164.030 1645.130 1165.210 ;
RECT 1643.950 1162.430 1645.130 1163.610 ;
RECT 1643.950 1160.830 1645.130 1162.010 ;
RECT 1643.950 1159.230 1645.130 1160.410 ;
RECT 1643.950 1157.630 1645.130 1158.810 ;
RECT 1643.950 1156.030 1645.130 1157.210 ;
RECT 1643.950 1154.430 1645.130 1155.610 ;
RECT 1643.950 1152.830 1645.130 1154.010 ;
RECT 1719.200 1165.630 1720.380 1166.810 ;
RECT 1719.200 1164.030 1720.380 1165.210 ;
RECT 1719.200 1162.430 1720.380 1163.610 ;
RECT 1719.200 1160.830 1720.380 1162.010 ;
RECT 1719.200 1159.230 1720.380 1160.410 ;
RECT 1719.200 1157.630 1720.380 1158.810 ;
RECT 1719.200 1156.030 1720.380 1157.210 ;
RECT 1719.200 1154.430 1720.380 1155.610 ;
RECT 1719.200 1152.830 1720.380 1154.010 ;
RECT 1794.450 1165.630 1795.630 1166.810 ;
RECT 1794.450 1164.030 1795.630 1165.210 ;
RECT 1794.450 1162.430 1795.630 1163.610 ;
RECT 1794.450 1160.830 1795.630 1162.010 ;
RECT 1794.450 1159.230 1795.630 1160.410 ;
RECT 1794.450 1157.630 1795.630 1158.810 ;
RECT 1794.450 1156.030 1795.630 1157.210 ;
RECT 1794.450 1154.430 1795.630 1155.610 ;
RECT 1794.450 1152.830 1795.630 1154.010 ;
RECT 1869.700 1165.630 1870.880 1166.810 ;
RECT 1869.700 1164.030 1870.880 1165.210 ;
RECT 1869.700 1162.430 1870.880 1163.610 ;
RECT 1869.700 1160.830 1870.880 1162.010 ;
RECT 1869.700 1159.230 1870.880 1160.410 ;
RECT 1869.700 1157.630 1870.880 1158.810 ;
RECT 1869.700 1156.030 1870.880 1157.210 ;
RECT 1869.700 1154.430 1870.880 1155.610 ;
RECT 1869.700 1152.830 1870.880 1154.010 ;
RECT 1944.950 1165.630 1946.130 1166.810 ;
RECT 1944.950 1164.030 1946.130 1165.210 ;
RECT 1944.950 1162.430 1946.130 1163.610 ;
RECT 1944.950 1160.830 1946.130 1162.010 ;
RECT 1944.950 1159.230 1946.130 1160.410 ;
RECT 1944.950 1157.630 1946.130 1158.810 ;
RECT 1944.950 1156.030 1946.130 1157.210 ;
RECT 1944.950 1154.430 1946.130 1155.610 ;
RECT 1944.950 1152.830 1946.130 1154.010 ;
RECT 2020.200 1165.630 2021.380 1166.810 ;
RECT 2020.200 1164.030 2021.380 1165.210 ;
RECT 2020.200 1162.430 2021.380 1163.610 ;
RECT 2020.200 1160.830 2021.380 1162.010 ;
RECT 2020.200 1159.230 2021.380 1160.410 ;
RECT 2020.200 1157.630 2021.380 1158.810 ;
RECT 2020.200 1156.030 2021.380 1157.210 ;
RECT 2020.200 1154.430 2021.380 1155.610 ;
RECT 2020.200 1152.830 2021.380 1154.010 ;
RECT 2095.450 1165.630 2096.630 1166.810 ;
RECT 2095.450 1164.030 2096.630 1165.210 ;
RECT 2095.450 1162.430 2096.630 1163.610 ;
RECT 2095.450 1160.830 2096.630 1162.010 ;
RECT 2095.450 1159.230 2096.630 1160.410 ;
RECT 2095.450 1157.630 2096.630 1158.810 ;
RECT 2095.450 1156.030 2096.630 1157.210 ;
RECT 2095.450 1154.430 2096.630 1155.610 ;
RECT 2095.450 1152.830 2096.630 1154.010 ;
RECT 2170.700 1165.630 2171.880 1166.810 ;
RECT 2170.700 1164.030 2171.880 1165.210 ;
RECT 2170.700 1162.430 2171.880 1163.610 ;
RECT 2170.700 1160.830 2171.880 1162.010 ;
RECT 2170.700 1159.230 2171.880 1160.410 ;
RECT 2170.700 1157.630 2171.880 1158.810 ;
RECT 2170.700 1156.030 2171.880 1157.210 ;
RECT 2170.700 1154.430 2171.880 1155.610 ;
RECT 2170.700 1152.830 2171.880 1154.010 ;
RECT 2245.950 1165.630 2247.130 1166.810 ;
RECT 2245.950 1164.030 2247.130 1165.210 ;
RECT 2245.950 1162.430 2247.130 1163.610 ;
RECT 2245.950 1160.830 2247.130 1162.010 ;
RECT 2245.950 1159.230 2247.130 1160.410 ;
RECT 2245.950 1157.630 2247.130 1158.810 ;
RECT 2245.950 1156.030 2247.130 1157.210 ;
RECT 2245.950 1154.430 2247.130 1155.610 ;
RECT 2245.950 1152.830 2247.130 1154.010 ;
RECT 2321.200 1165.630 2322.380 1166.810 ;
RECT 2321.200 1164.030 2322.380 1165.210 ;
RECT 2321.200 1162.430 2322.380 1163.610 ;
RECT 2321.200 1160.830 2322.380 1162.010 ;
RECT 2321.200 1159.230 2322.380 1160.410 ;
RECT 2321.200 1157.630 2322.380 1158.810 ;
RECT 2321.200 1156.030 2322.380 1157.210 ;
RECT 2321.200 1154.430 2322.380 1155.610 ;
RECT 2321.200 1152.830 2322.380 1154.010 ;
RECT 2396.450 1165.630 2397.630 1166.810 ;
RECT 2396.450 1164.030 2397.630 1165.210 ;
RECT 2396.450 1162.430 2397.630 1163.610 ;
RECT 2396.450 1160.830 2397.630 1162.010 ;
RECT 2396.450 1159.230 2397.630 1160.410 ;
RECT 2396.450 1157.630 2397.630 1158.810 ;
RECT 2396.450 1156.030 2397.630 1157.210 ;
RECT 2396.450 1154.430 2397.630 1155.610 ;
RECT 2396.450 1152.830 2397.630 1154.010 ;
RECT 2471.700 1165.630 2472.880 1166.810 ;
RECT 2471.700 1164.030 2472.880 1165.210 ;
RECT 2471.700 1162.430 2472.880 1163.610 ;
RECT 2471.700 1160.830 2472.880 1162.010 ;
RECT 2471.700 1159.230 2472.880 1160.410 ;
RECT 2471.700 1157.630 2472.880 1158.810 ;
RECT 2471.700 1156.030 2472.880 1157.210 ;
RECT 2471.700 1154.430 2472.880 1155.610 ;
RECT 2471.700 1152.830 2472.880 1154.010 ;
RECT 2546.950 1165.630 2548.130 1166.810 ;
RECT 2546.950 1164.030 2548.130 1165.210 ;
RECT 2546.950 1162.430 2548.130 1163.610 ;
RECT 2546.950 1160.830 2548.130 1162.010 ;
RECT 2546.950 1159.230 2548.130 1160.410 ;
RECT 2546.950 1157.630 2548.130 1158.810 ;
RECT 2546.950 1156.030 2548.130 1157.210 ;
RECT 2546.950 1154.430 2548.130 1155.610 ;
RECT 2546.950 1152.830 2548.130 1154.010 ;
RECT 2622.200 1165.630 2623.380 1166.810 ;
RECT 2622.200 1164.030 2623.380 1165.210 ;
RECT 2622.200 1162.430 2623.380 1163.610 ;
RECT 2622.200 1160.830 2623.380 1162.010 ;
RECT 2622.200 1159.230 2623.380 1160.410 ;
RECT 2622.200 1157.630 2623.380 1158.810 ;
RECT 2622.200 1156.030 2623.380 1157.210 ;
RECT 2622.200 1154.430 2623.380 1155.610 ;
RECT 2622.200 1152.830 2623.380 1154.010 ;
RECT 2697.200 1165.630 2698.380 1166.810 ;
RECT 2697.200 1164.030 2698.380 1165.210 ;
RECT 2697.200 1162.430 2698.380 1163.610 ;
RECT 2697.200 1160.830 2698.380 1162.010 ;
RECT 2697.200 1159.230 2698.380 1160.410 ;
RECT 2697.200 1157.630 2698.380 1158.810 ;
RECT 2697.200 1156.030 2698.380 1157.210 ;
RECT 2697.200 1154.430 2698.380 1155.610 ;
RECT 2697.200 1152.830 2698.380 1154.010 ;
RECT 2899.000 1165.630 2900.180 1166.810 ;
RECT 2899.000 1164.030 2900.180 1165.210 ;
RECT 2899.000 1162.430 2900.180 1163.610 ;
RECT 2899.000 1160.830 2900.180 1162.010 ;
RECT 2899.000 1159.230 2900.180 1160.410 ;
RECT 2899.000 1157.630 2900.180 1158.810 ;
RECT 2899.000 1156.030 2900.180 1157.210 ;
RECT 2899.000 1154.430 2900.180 1155.610 ;
RECT 2899.000 1152.830 2900.180 1154.010 ;
RECT 2919.000 1165.630 2920.180 1166.810 ;
RECT 2919.000 1164.030 2920.180 1165.210 ;
RECT 2919.000 1162.430 2920.180 1163.610 ;
RECT 2919.000 1160.830 2920.180 1162.010 ;
RECT 2919.000 1159.230 2920.180 1160.410 ;
RECT 2919.000 1157.630 2920.180 1158.810 ;
RECT 2919.000 1156.030 2920.180 1157.210 ;
RECT 2919.000 1154.430 2920.180 1155.610 ;
RECT 2919.000 1152.830 2920.180 1154.010 ;
RECT 2923.050 1048.975 2935.430 1061.355 ;
RECT 2967.320 1048.975 2979.700 1061.355 ;
RECT 3136.515 1048.790 3139.295 1061.170 ;
RECT 3213.315 1048.790 3216.095 1061.170 ;
RECT 3290.115 1048.790 3292.895 1061.170 ;
RECT 256.155 1045.600 257.335 1046.780 ;
RECT 256.155 1044.000 257.335 1045.180 ;
RECT 256.155 995.600 257.335 996.780 ;
RECT 256.155 994.000 257.335 995.180 ;
RECT 2923.915 995.485 2934.695 998.265 ;
RECT 2960.190 995.895 2961.370 997.075 ;
RECT 2961.790 995.895 2962.970 997.075 ;
RECT 2963.390 995.895 2964.570 997.075 ;
RECT 256.155 945.600 257.335 946.780 ;
RECT 256.155 944.000 257.335 945.180 ;
RECT 2923.915 917.285 2934.695 920.065 ;
RECT 2960.190 917.695 2961.370 918.875 ;
RECT 2961.790 917.695 2962.970 918.875 ;
RECT 2963.390 917.695 2964.570 918.875 ;
RECT 256.155 895.600 257.335 896.780 ;
RECT 256.155 894.000 257.335 895.180 ;
RECT 210.435 868.545 227.615 882.525 ;
RECT 212.465 844.850 213.645 846.030 ;
RECT 214.065 844.850 215.245 846.030 ;
RECT 215.665 844.850 216.845 846.030 ;
RECT 217.265 844.850 218.445 846.030 ;
RECT 218.865 844.850 220.045 846.030 ;
RECT 220.465 844.850 221.645 846.030 ;
RECT 222.065 844.850 223.245 846.030 ;
RECT 223.665 844.850 224.845 846.030 ;
RECT 225.265 844.850 226.445 846.030 ;
RECT 256.155 845.600 257.335 846.780 ;
RECT 256.155 844.000 257.335 845.180 ;
RECT 2923.915 839.085 2934.695 841.865 ;
RECT 2960.190 839.495 2961.370 840.675 ;
RECT 2961.790 839.495 2962.970 840.675 ;
RECT 2963.390 839.495 2964.570 840.675 ;
RECT 212.465 794.850 213.645 796.030 ;
RECT 214.065 794.850 215.245 796.030 ;
RECT 215.665 794.850 216.845 796.030 ;
RECT 217.265 794.850 218.445 796.030 ;
RECT 218.865 794.850 220.045 796.030 ;
RECT 220.465 794.850 221.645 796.030 ;
RECT 222.065 794.850 223.245 796.030 ;
RECT 223.665 794.850 224.845 796.030 ;
RECT 225.265 794.850 226.445 796.030 ;
RECT 256.155 795.600 257.335 796.780 ;
RECT 256.155 794.000 257.335 795.180 ;
RECT 2923.915 760.885 2934.695 763.665 ;
RECT 2960.190 761.295 2961.370 762.475 ;
RECT 2961.790 761.295 2962.970 762.475 ;
RECT 2963.390 761.295 2964.570 762.475 ;
RECT 212.465 744.850 213.645 746.030 ;
RECT 214.065 744.850 215.245 746.030 ;
RECT 215.665 744.850 216.845 746.030 ;
RECT 217.265 744.850 218.445 746.030 ;
RECT 218.865 744.850 220.045 746.030 ;
RECT 220.465 744.850 221.645 746.030 ;
RECT 222.065 744.850 223.245 746.030 ;
RECT 223.665 744.850 224.845 746.030 ;
RECT 225.265 744.850 226.445 746.030 ;
RECT 256.155 745.600 257.335 746.780 ;
RECT 256.155 744.000 257.335 745.180 ;
RECT 212.465 694.850 213.645 696.030 ;
RECT 214.065 694.850 215.245 696.030 ;
RECT 215.665 694.850 216.845 696.030 ;
RECT 217.265 694.850 218.445 696.030 ;
RECT 218.865 694.850 220.045 696.030 ;
RECT 220.465 694.850 221.645 696.030 ;
RECT 222.065 694.850 223.245 696.030 ;
RECT 223.665 694.850 224.845 696.030 ;
RECT 225.265 694.850 226.445 696.030 ;
RECT 256.155 695.600 257.335 696.780 ;
RECT 256.155 694.000 257.335 695.180 ;
RECT 2923.915 682.685 2934.695 685.465 ;
RECT 2960.190 683.095 2961.370 684.275 ;
RECT 2961.790 683.095 2962.970 684.275 ;
RECT 2963.390 683.095 2964.570 684.275 ;
RECT 212.465 644.850 213.645 646.030 ;
RECT 214.065 644.850 215.245 646.030 ;
RECT 215.665 644.850 216.845 646.030 ;
RECT 217.265 644.850 218.445 646.030 ;
RECT 218.865 644.850 220.045 646.030 ;
RECT 220.465 644.850 221.645 646.030 ;
RECT 222.065 644.850 223.245 646.030 ;
RECT 223.665 644.850 224.845 646.030 ;
RECT 225.265 644.850 226.445 646.030 ;
RECT 256.155 645.600 257.335 646.780 ;
RECT 256.155 644.000 257.335 645.180 ;
RECT 2960.190 604.895 2961.370 606.075 ;
RECT 2961.790 604.895 2962.970 606.075 ;
RECT 2963.390 604.895 2964.570 606.075 ;
RECT 2923.915 598.485 2934.695 601.265 ;
RECT 212.465 594.850 213.645 596.030 ;
RECT 214.065 594.850 215.245 596.030 ;
RECT 215.665 594.850 216.845 596.030 ;
RECT 217.265 594.850 218.445 596.030 ;
RECT 218.865 594.850 220.045 596.030 ;
RECT 220.465 594.850 221.645 596.030 ;
RECT 222.065 594.850 223.245 596.030 ;
RECT 223.665 594.850 224.845 596.030 ;
RECT 225.265 594.850 226.445 596.030 ;
RECT 256.155 595.600 257.335 596.780 ;
RECT 256.155 594.000 257.335 595.180 ;
RECT 212.465 544.850 213.645 546.030 ;
RECT 214.065 544.850 215.245 546.030 ;
RECT 215.665 544.850 216.845 546.030 ;
RECT 217.265 544.850 218.445 546.030 ;
RECT 218.865 544.850 220.045 546.030 ;
RECT 220.465 544.850 221.645 546.030 ;
RECT 222.065 544.850 223.245 546.030 ;
RECT 223.665 544.850 224.845 546.030 ;
RECT 225.265 544.850 226.445 546.030 ;
RECT 256.155 545.600 257.335 546.780 ;
RECT 256.155 544.000 257.335 545.180 ;
RECT 2923.915 526.285 2934.695 529.065 ;
RECT 2960.190 526.695 2961.370 527.875 ;
RECT 2961.790 526.695 2962.970 527.875 ;
RECT 2963.390 526.695 2964.570 527.875 ;
RECT 212.465 494.850 213.645 496.030 ;
RECT 214.065 494.850 215.245 496.030 ;
RECT 215.665 494.850 216.845 496.030 ;
RECT 217.265 494.850 218.445 496.030 ;
RECT 218.865 494.850 220.045 496.030 ;
RECT 220.465 494.850 221.645 496.030 ;
RECT 222.065 494.850 223.245 496.030 ;
RECT 223.665 494.850 224.845 496.030 ;
RECT 225.265 494.850 226.445 496.030 ;
RECT 256.155 495.600 257.335 496.780 ;
RECT 256.155 494.000 257.335 495.180 ;
RECT 212.465 444.850 213.645 446.030 ;
RECT 214.065 444.850 215.245 446.030 ;
RECT 215.665 444.850 216.845 446.030 ;
RECT 217.265 444.850 218.445 446.030 ;
RECT 218.865 444.850 220.045 446.030 ;
RECT 220.465 444.850 221.645 446.030 ;
RECT 222.065 444.850 223.245 446.030 ;
RECT 223.665 444.850 224.845 446.030 ;
RECT 225.265 444.850 226.445 446.030 ;
RECT 256.155 445.600 257.335 446.780 ;
RECT 256.155 444.000 257.335 445.180 ;
RECT 210.455 391.380 227.635 413.360 ;
RECT 256.155 395.600 257.335 396.780 ;
RECT 256.155 394.000 257.335 395.180 ;
RECT 3161.270 392.365 3164.050 403.145 ;
RECT 3201.160 391.700 3203.940 404.080 ;
RECT 3141.745 384.785 3142.925 385.965 ;
RECT 3141.745 383.185 3142.925 384.365 ;
RECT 3141.745 381.585 3142.925 382.765 ;
RECT 3157.245 384.785 3158.425 385.965 ;
RECT 3157.245 383.185 3158.425 384.365 ;
RECT 3157.245 381.585 3158.425 382.765 ;
RECT 3172.805 384.855 3173.985 386.035 ;
RECT 3172.805 383.255 3173.985 384.435 ;
RECT 3172.805 381.655 3173.985 382.835 ;
RECT 3188.255 384.835 3189.435 386.015 ;
RECT 3188.255 383.235 3189.435 384.415 ;
RECT 3188.255 381.635 3189.435 382.815 ;
RECT 3203.725 384.835 3204.905 386.015 ;
RECT 3203.725 383.235 3204.905 384.415 ;
RECT 3203.725 381.635 3204.905 382.815 ;
RECT 3219.265 384.895 3220.445 386.075 ;
RECT 3219.265 383.295 3220.445 384.475 ;
RECT 3219.265 381.695 3220.445 382.875 ;
RECT 210.335 341.860 227.515 363.840 ;
RECT 256.155 345.600 257.335 346.780 ;
RECT 256.155 344.000 257.335 345.180 ;
RECT 212.465 294.750 213.645 295.930 ;
RECT 214.065 294.750 215.245 295.930 ;
RECT 215.665 294.750 216.845 295.930 ;
RECT 217.265 294.750 218.445 295.930 ;
RECT 218.865 294.750 220.045 295.930 ;
RECT 220.465 294.750 221.645 295.930 ;
RECT 222.065 294.750 223.245 295.930 ;
RECT 223.665 294.750 224.845 295.930 ;
RECT 225.265 294.750 226.445 295.930 ;
RECT 256.155 295.600 257.335 296.780 ;
RECT 256.155 294.000 257.335 295.180 ;
RECT 3141.725 276.815 3142.905 277.995 ;
RECT 3141.725 275.215 3142.905 276.395 ;
RECT 3141.725 273.615 3142.905 274.795 ;
RECT 3157.225 276.815 3158.405 277.995 ;
RECT 3157.225 275.215 3158.405 276.395 ;
RECT 3157.225 273.615 3158.405 274.795 ;
RECT 3172.785 276.885 3173.965 278.065 ;
RECT 3172.785 275.285 3173.965 276.465 ;
RECT 3172.785 273.685 3173.965 274.865 ;
RECT 3188.235 276.865 3189.415 278.045 ;
RECT 3188.235 275.265 3189.415 276.445 ;
RECT 3188.235 273.665 3189.415 274.845 ;
RECT 3203.705 276.865 3204.885 278.045 ;
RECT 3203.705 275.265 3204.885 276.445 ;
RECT 3203.705 273.665 3204.885 274.845 ;
RECT 3219.245 276.925 3220.425 278.105 ;
RECT 3219.245 275.325 3220.425 276.505 ;
RECT 3219.245 273.725 3220.425 274.905 ;
RECT 210.400 242.390 227.580 259.570 ;
RECT 273.250 242.220 290.430 259.400 ;
RECT 717.115 250.180 723.095 252.960 ;
RECT 3332.610 235.190 3333.790 236.370 ;
RECT 3334.210 235.190 3335.390 236.370 ;
RECT 3335.810 235.190 3336.990 236.370 ;
RECT 3337.410 235.190 3338.590 236.370 ;
RECT 3339.010 235.190 3340.190 236.370 ;
RECT 3340.610 235.190 3341.790 236.370 ;
RECT 3342.210 235.190 3343.390 236.370 ;
RECT 3343.810 235.190 3344.990 236.370 ;
RECT 3345.410 235.190 3346.590 236.370 ;
LAYER met5 ;
RECT 281.480 1152.330 2936.870 1167.330 ;
RECT 255.920 1043.790 266.080 1046.990 ;
RECT 2873.230 1043.790 2901.550 1046.990 ;
RECT 2898.350 1037.390 2901.550 1043.790 ;
RECT 2921.870 1037.390 2936.870 1152.330 ;
RECT 3243.040 1129.360 3256.790 1130.960 ;
RECT 3251.120 1110.960 3256.790 1129.360 ;
RECT 3243.200 1109.360 3256.790 1110.960 ;
RECT 3251.120 1062.520 3256.790 1109.360 ;
RECT 2966.260 1047.520 3347.130 1062.520 ;
RECT 2898.350 1034.210 2936.870 1037.390 ;
RECT 2901.550 1034.190 2936.870 1034.210 ;
RECT 2921.870 996.990 2936.870 1034.190 ;
RECT 3332.130 997.300 3347.130 1047.520 ;
RECT 255.920 993.790 266.080 996.990 ;
RECT 2873.230 993.790 2936.870 996.990 ;
RECT 2959.880 995.700 2967.970 997.300 ;
RECT 3325.880 995.700 3347.130 997.300 ;
RECT 2921.870 946.990 2936.870 993.790 ;
RECT 255.920 943.790 266.080 946.990 ;
RECT 2873.230 943.790 2936.870 946.990 ;
RECT 2921.870 896.990 2936.870 943.790 ;
RECT 3332.130 919.100 3347.130 995.700 ;
RECT 2959.880 917.500 2967.970 919.100 ;
RECT 3325.880 917.500 3347.130 919.100 ;
RECT 255.920 893.790 266.080 896.990 ;
RECT 2873.230 893.790 2936.870 896.990 ;
RECT 208.840 240.370 228.840 884.370 ;
RECT 2921.870 846.990 2936.870 893.790 ;
RECT 255.920 843.790 266.080 846.990 ;
RECT 2873.230 843.790 2936.870 846.990 ;
RECT 2921.870 796.990 2936.870 843.790 ;
RECT 3332.130 840.900 3347.130 917.500 ;
RECT 2959.880 839.300 2967.970 840.900 ;
RECT 3325.880 839.300 3347.130 840.900 ;
RECT 255.920 793.790 266.080 796.990 ;
RECT 2873.230 793.790 2936.870 796.990 ;
RECT 2921.870 746.990 2936.870 793.790 ;
RECT 3332.130 762.700 3347.130 839.300 ;
RECT 2959.880 761.100 2967.970 762.700 ;
RECT 3325.880 761.100 3347.130 762.700 ;
RECT 255.920 743.790 266.080 746.990 ;
RECT 2873.230 743.790 2936.870 746.990 ;
RECT 2921.870 696.990 2936.870 743.790 ;
RECT 255.920 693.790 266.080 696.990 ;
RECT 2873.230 693.790 2936.870 696.990 ;
RECT 2921.870 646.990 2936.870 693.790 ;
RECT 3332.130 684.500 3347.130 761.100 ;
RECT 2959.880 682.900 2967.970 684.500 ;
RECT 3325.880 682.900 3347.130 684.500 ;
RECT 255.920 643.790 266.080 646.990 ;
RECT 2873.230 643.790 2936.870 646.990 ;
RECT 2921.870 596.990 2936.870 643.790 ;
RECT 3332.130 606.300 3347.130 682.900 ;
RECT 2959.880 604.700 2967.970 606.300 ;
RECT 3325.880 604.700 3347.130 606.300 ;
RECT 255.920 593.790 266.080 596.990 ;
RECT 2873.230 593.790 2936.870 596.990 ;
RECT 2921.870 546.990 2936.870 593.790 ;
RECT 255.920 543.790 266.080 546.990 ;
RECT 2873.230 543.790 2936.870 546.990 ;
RECT 2921.870 496.990 2936.870 543.790 ;
RECT 3332.130 528.100 3347.130 604.700 ;
RECT 2959.880 526.500 2967.970 528.100 ;
RECT 3325.880 526.500 3347.130 528.100 ;
RECT 255.920 493.790 266.080 496.990 ;
RECT 2873.230 493.790 2936.870 496.990 ;
RECT 2921.870 446.990 2936.870 493.790 ;
RECT 3332.130 467.030 3347.130 526.500 ;
RECT 3312.610 465.430 3347.130 467.030 ;
RECT 3332.130 458.870 3347.130 465.430 ;
RECT 3312.420 457.270 3347.130 458.870 ;
RECT 3332.130 450.710 3347.130 457.270 ;
RECT 3312.520 449.110 3347.130 450.710 ;
RECT 255.920 443.790 266.080 446.990 ;
RECT 2873.230 443.790 2936.870 446.990 ;
RECT 2921.870 396.990 2936.870 443.790 ;
RECT 3209.840 425.770 3232.720 427.370 ;
RECT 3217.720 405.410 3232.720 425.770 ;
RECT 3332.130 405.410 3347.130 449.110 ;
RECT 255.920 393.790 266.080 396.990 ;
RECT 2873.230 393.790 2936.870 396.990 ;
RECT 2921.870 346.990 2936.870 393.790 ;
RECT 3160.010 390.410 3347.130 405.410 ;
RECT 3226.280 386.340 3235.420 390.410 ;
RECT 3141.340 381.340 3235.420 386.340 ;
RECT 3231.420 353.270 3235.420 381.340 ;
RECT 3227.680 351.670 3235.420 353.270 ;
RECT 255.920 343.790 266.080 346.990 ;
RECT 2873.230 343.790 2936.870 346.990 ;
RECT 2921.870 296.990 2936.870 343.790 ;
RECT 3231.420 336.370 3235.420 351.670 ;
RECT 3227.510 334.770 3235.420 336.370 ;
RECT 3231.420 319.470 3235.420 334.770 ;
RECT 3228.120 317.870 3235.420 319.470 ;
RECT 3231.420 302.570 3235.420 317.870 ;
RECT 3228.120 300.970 3235.420 302.570 ;
RECT 255.920 293.790 266.080 296.990 ;
RECT 2873.230 293.790 2936.870 296.990 ;
RECT 2921.870 261.110 2936.870 293.790 ;
RECT 3231.420 285.670 3235.420 300.970 ;
RECT 3228.120 284.070 3235.420 285.670 ;
RECT 3231.420 278.370 3235.420 284.070 ;
RECT 3141.320 273.370 3235.420 278.370 ;
RECT 271.870 241.110 2936.870 261.110 ;
RECT 3332.130 234.890 3347.130 390.410 ;
END
END vccd_core
PIN vssd_core
PORT
Caravan top lvs (#67) * - update caravan configuration * change correct gpio_default blocks instance names * implement powerrouting work around * place spare logic blocks * keep the history of runs and sym link last/final one * - update caravan mag, def and gl views - add fake power routing cell in the rtl as a placeholder for openlane to prevent routing on that cell - fix some syntax errors in chip_io_alt - match simple_por lef pins with mag by regenerating it * Apply automatic changes to Manifest and README.rst * add caravan power routing lef * - update mag and def view of caravan - add_macro_placement for fake cell * Added back the power routing to Caravan, fixed DRC errors, ran LVS, corrected placement of isolated substrate regions, and replaced the signal routing for the analog lines. Be aware that merging with main may cause issues with the mgmt_protect.mag file and its subcells mprj2_logic_high.mag and mprj_logic_high.mag. It may be worth cherry-picking the files to merge and exclude those layouts. Co-authored-by: kareem <kareem.farid@efabless.com> Co-authored-by: kareefardi <kareefardi@users.noreply.github.com> Co-authored-by: Jeff DiCorpo <42048757+jeffdi@users.noreply.github.com>
2022-04-14 17:05:16 -05:00
LAYER met1 ;
RECT 3240.520 233.690 3248.350 235.940 ;
RECT 3240.520 232.990 3250.800 233.690 ;
RECT 3240.520 232.950 3248.350 232.990 ;
LAYER via ;
Caravan redesign (#321) * Fixed caravan top level power routing and updated views for mag, gds and lef * caravan(rtl): updates ~ typos fix - remove unused pin in chip_io_alt + add caravan_power_routing verilog * Apply automatic changes to Manifest and README.rst * ~ update caravan openlane configs to add extra cell references ~ correct placment and cell names of some macro in caravan interactive script * reharden: caravan + add non functional blocks + add an initial iteration of caravan * Apply automatic changes to Manifest and README.rst * Revert "Fixed caravan top level power routing and updated views for mag, gds and lef" This reverts commit 70628f748af35aaeae06829b05b2c28a49648fc2. * fixed caravan top level power routing * reharden: caravan based on new power routing ~ guard rtl chip_io power pins in the power macro guard * Apply automatic changes to Manifest and README.rst * fixed caravan top level power routing * rehadren: caravan + add caravan signal routing to openlane run ~ change rtl to guard power and analog against routing by openlane by ifndef TOP_ROUTING ~ add pr bounadry for caravan signal routing to fix origin issues * Apply automatic changes to Manifest and README.rst * fix power connection in buffering block and regenerate gl * Apply automatic changes to Manifest and README.rst * updated views for caravan * Added extract unique to lvs-gds-cell target. (#313) * This fixes errors in the top level RTL of caravan that failed to hook up the buffers through the SoC correctly. * Apply automatic changes to Manifest and README.rst * reharden: caravan ~ rtl updated * fixed caravan mag top level * updated views for caravan + signoff * fixed top level cell name * fix syntax error related to signal initialization place in caravan (#319) * fix syntax error related to signal initialization place in caravan- fixed in caravel in another commit * Apply automatic changes to Manifest and README.rst Co-authored-by: M0stafaRady <M0stafaRady@users.noreply.github.com> * Apply automatic changes to Manifest and README.rst Co-authored-by: Marwan Abbas <marwaneltoukhy@aucegypt.edu> Co-authored-by: kareem <kareem.farid@efabless.com> Co-authored-by: kareefardi <kareefardi@users.noreply.github.com> Co-authored-by: Mitch Bailey <d-m-bailey@users.noreply.github.com> Co-authored-by: Tim Edwards <tim@opencircuitdesign.com> Co-authored-by: RTimothyEdwards <RTimothyEdwards@users.noreply.github.com> Co-authored-by: Marwan Abbas <67271180+marwaneltoukhy@users.noreply.github.com> Co-authored-by: M0stafaRady <107422726+M0stafaRady@users.noreply.github.com> Co-authored-by: M0stafaRady <M0stafaRady@users.noreply.github.com> Co-authored-by: jeffdi <jeffdi@users.noreply.github.com>
2022-10-21 09:37:41 -05:00
RECT 3240.945 233.370 3247.925 235.550 ;
Caravan top lvs (#67) * - update caravan configuration * change correct gpio_default blocks instance names * implement powerrouting work around * place spare logic blocks * keep the history of runs and sym link last/final one * - update caravan mag, def and gl views - add fake power routing cell in the rtl as a placeholder for openlane to prevent routing on that cell - fix some syntax errors in chip_io_alt - match simple_por lef pins with mag by regenerating it * Apply automatic changes to Manifest and README.rst * add caravan power routing lef * - update mag and def view of caravan - add_macro_placement for fake cell * Added back the power routing to Caravan, fixed DRC errors, ran LVS, corrected placement of isolated substrate regions, and replaced the signal routing for the analog lines. Be aware that merging with main may cause issues with the mgmt_protect.mag file and its subcells mprj2_logic_high.mag and mprj_logic_high.mag. It may be worth cherry-picking the files to merge and exclude those layouts. Co-authored-by: kareem <kareem.farid@efabless.com> Co-authored-by: kareefardi <kareefardi@users.noreply.github.com> Co-authored-by: Jeff DiCorpo <42048757+jeffdi@users.noreply.github.com>
2022-04-14 17:05:16 -05:00
LAYER met2 ;
Caravan redesign (#321) * Fixed caravan top level power routing and updated views for mag, gds and lef * caravan(rtl): updates ~ typos fix - remove unused pin in chip_io_alt + add caravan_power_routing verilog * Apply automatic changes to Manifest and README.rst * ~ update caravan openlane configs to add extra cell references ~ correct placment and cell names of some macro in caravan interactive script * reharden: caravan + add non functional blocks + add an initial iteration of caravan * Apply automatic changes to Manifest and README.rst * Revert "Fixed caravan top level power routing and updated views for mag, gds and lef" This reverts commit 70628f748af35aaeae06829b05b2c28a49648fc2. * fixed caravan top level power routing * reharden: caravan based on new power routing ~ guard rtl chip_io power pins in the power macro guard * Apply automatic changes to Manifest and README.rst * fixed caravan top level power routing * rehadren: caravan + add caravan signal routing to openlane run ~ change rtl to guard power and analog against routing by openlane by ifndef TOP_ROUTING ~ add pr bounadry for caravan signal routing to fix origin issues * Apply automatic changes to Manifest and README.rst * fix power connection in buffering block and regenerate gl * Apply automatic changes to Manifest and README.rst * updated views for caravan * Added extract unique to lvs-gds-cell target. (#313) * This fixes errors in the top level RTL of caravan that failed to hook up the buffers through the SoC correctly. * Apply automatic changes to Manifest and README.rst * reharden: caravan ~ rtl updated * fixed caravan mag top level * updated views for caravan + signoff * fixed top level cell name * fix syntax error related to signal initialization place in caravan (#319) * fix syntax error related to signal initialization place in caravan- fixed in caravel in another commit * Apply automatic changes to Manifest and README.rst Co-authored-by: M0stafaRady <M0stafaRady@users.noreply.github.com> * Apply automatic changes to Manifest and README.rst Co-authored-by: Marwan Abbas <marwaneltoukhy@aucegypt.edu> Co-authored-by: kareem <kareem.farid@efabless.com> Co-authored-by: kareefardi <kareefardi@users.noreply.github.com> Co-authored-by: Mitch Bailey <d-m-bailey@users.noreply.github.com> Co-authored-by: Tim Edwards <tim@opencircuitdesign.com> Co-authored-by: RTimothyEdwards <RTimothyEdwards@users.noreply.github.com> Co-authored-by: Marwan Abbas <67271180+marwaneltoukhy@users.noreply.github.com> Co-authored-by: M0stafaRady <107422726+M0stafaRady@users.noreply.github.com> Co-authored-by: M0stafaRady <M0stafaRady@users.noreply.github.com> Co-authored-by: jeffdi <jeffdi@users.noreply.github.com>
2022-10-21 09:37:41 -05:00
RECT 3240.520 233.690 3248.350 235.940 ;
RECT 3240.520 232.990 3250.800 233.690 ;
RECT 3240.520 232.950 3248.350 232.990 ;
Caravan top lvs (#67) * - update caravan configuration * change correct gpio_default blocks instance names * implement powerrouting work around * place spare logic blocks * keep the history of runs and sym link last/final one * - update caravan mag, def and gl views - add fake power routing cell in the rtl as a placeholder for openlane to prevent routing on that cell - fix some syntax errors in chip_io_alt - match simple_por lef pins with mag by regenerating it * Apply automatic changes to Manifest and README.rst * add caravan power routing lef * - update mag and def view of caravan - add_macro_placement for fake cell * Added back the power routing to Caravan, fixed DRC errors, ran LVS, corrected placement of isolated substrate regions, and replaced the signal routing for the analog lines. Be aware that merging with main may cause issues with the mgmt_protect.mag file and its subcells mprj2_logic_high.mag and mprj_logic_high.mag. It may be worth cherry-picking the files to merge and exclude those layouts. Co-authored-by: kareem <kareem.farid@efabless.com> Co-authored-by: kareefardi <kareefardi@users.noreply.github.com> Co-authored-by: Jeff DiCorpo <42048757+jeffdi@users.noreply.github.com>
2022-04-14 17:05:16 -05:00
LAYER via2 ;
Caravan redesign (#321) * Fixed caravan top level power routing and updated views for mag, gds and lef * caravan(rtl): updates ~ typos fix - remove unused pin in chip_io_alt + add caravan_power_routing verilog * Apply automatic changes to Manifest and README.rst * ~ update caravan openlane configs to add extra cell references ~ correct placment and cell names of some macro in caravan interactive script * reharden: caravan + add non functional blocks + add an initial iteration of caravan * Apply automatic changes to Manifest and README.rst * Revert "Fixed caravan top level power routing and updated views for mag, gds and lef" This reverts commit 70628f748af35aaeae06829b05b2c28a49648fc2. * fixed caravan top level power routing * reharden: caravan based on new power routing ~ guard rtl chip_io power pins in the power macro guard * Apply automatic changes to Manifest and README.rst * fixed caravan top level power routing * rehadren: caravan + add caravan signal routing to openlane run ~ change rtl to guard power and analog against routing by openlane by ifndef TOP_ROUTING ~ add pr bounadry for caravan signal routing to fix origin issues * Apply automatic changes to Manifest and README.rst * fix power connection in buffering block and regenerate gl * Apply automatic changes to Manifest and README.rst * updated views for caravan * Added extract unique to lvs-gds-cell target. (#313) * This fixes errors in the top level RTL of caravan that failed to hook up the buffers through the SoC correctly. * Apply automatic changes to Manifest and README.rst * reharden: caravan ~ rtl updated * fixed caravan mag top level * updated views for caravan + signoff * fixed top level cell name * fix syntax error related to signal initialization place in caravan (#319) * fix syntax error related to signal initialization place in caravan- fixed in caravel in another commit * Apply automatic changes to Manifest and README.rst Co-authored-by: M0stafaRady <M0stafaRady@users.noreply.github.com> * Apply automatic changes to Manifest and README.rst Co-authored-by: Marwan Abbas <marwaneltoukhy@aucegypt.edu> Co-authored-by: kareem <kareem.farid@efabless.com> Co-authored-by: kareefardi <kareefardi@users.noreply.github.com> Co-authored-by: Mitch Bailey <d-m-bailey@users.noreply.github.com> Co-authored-by: Tim Edwards <tim@opencircuitdesign.com> Co-authored-by: RTimothyEdwards <RTimothyEdwards@users.noreply.github.com> Co-authored-by: Marwan Abbas <67271180+marwaneltoukhy@users.noreply.github.com> Co-authored-by: M0stafaRady <107422726+M0stafaRady@users.noreply.github.com> Co-authored-by: M0stafaRady <M0stafaRady@users.noreply.github.com> Co-authored-by: jeffdi <jeffdi@users.noreply.github.com>
2022-10-21 09:37:41 -05:00
RECT 3240.895 233.320 3247.975 235.600 ;
LAYER met3 ;
RECT 3240.520 234.220 3248.350 235.940 ;
RECT 1208.450 197.130 1230.245 233.430 ;
RECT 1256.500 197.130 1278.510 233.430 ;
RECT 3240.520 232.990 3250.790 234.220 ;
RECT 3240.520 232.950 3248.350 232.990 ;
LAYER via3 ;
RECT 1208.755 214.285 1229.875 233.005 ;
RECT 1257.015 214.355 1278.135 233.075 ;
RECT 3240.875 233.300 3247.995 235.620 ;
LAYER met4 ;
RECT 238.930 1172.330 316.250 1187.330 ;
RECT 702.220 1172.240 704.620 1187.370 ;
RECT 777.620 1172.240 780.020 1187.370 ;
RECT 852.870 1172.240 855.270 1187.370 ;
RECT 927.920 1172.240 930.320 1187.370 ;
RECT 1078.620 1172.240 1081.020 1187.370 ;
RECT 1153.870 1172.240 1156.270 1187.370 ;
RECT 1229.120 1172.240 1231.520 1187.370 ;
RECT 1304.370 1172.240 1306.770 1187.370 ;
RECT 1379.620 1172.240 1382.020 1187.370 ;
RECT 1454.870 1172.240 1457.270 1187.370 ;
RECT 1529.920 1172.240 1532.320 1187.370 ;
RECT 1605.870 1172.240 1608.270 1187.370 ;
RECT 1680.620 1172.240 1683.020 1187.370 ;
RECT 1755.570 1172.240 1757.970 1187.370 ;
RECT 1831.120 1172.240 1833.520 1187.370 ;
RECT 1905.770 1172.240 1908.170 1187.370 ;
RECT 1981.220 1172.240 1983.620 1187.370 ;
RECT 2056.870 1172.240 2059.270 1187.370 ;
RECT 2132.120 1172.240 2134.520 1187.370 ;
RECT 2207.370 1172.240 2209.770 1187.370 ;
RECT 2282.620 1172.240 2285.020 1187.370 ;
RECT 2357.870 1172.240 2360.270 1187.370 ;
RECT 2433.120 1172.240 2435.520 1187.370 ;
RECT 2508.370 1172.240 2510.770 1187.370 ;
RECT 2583.620 1172.240 2586.020 1187.370 ;
RECT 2658.870 1172.240 2661.270 1187.370 ;
RECT 2733.870 1172.240 2736.270 1187.370 ;
RECT 2911.310 1039.310 2956.940 1042.510 ;
RECT 2910.360 1005.310 2956.940 1008.510 ;
RECT 2910.360 955.310 2956.940 958.510 ;
RECT 2910.360 905.310 2956.940 908.510 ;
RECT 2910.360 855.310 2956.940 858.510 ;
RECT 2910.360 805.310 2956.940 808.510 ;
RECT 2910.360 755.310 2956.940 758.510 ;
RECT 2910.360 705.310 2956.940 708.510 ;
RECT 2910.360 655.310 2956.940 658.510 ;
RECT 2910.360 605.310 2956.940 608.510 ;
RECT 2910.360 555.310 2956.940 558.510 ;
RECT 2910.360 505.310 2956.940 508.510 ;
RECT 2986.510 493.800 2988.110 511.580 ;
RECT 3063.310 494.020 3064.910 511.190 ;
RECT 3140.110 494.020 3141.710 511.190 ;
RECT 3216.910 494.020 3218.510 511.190 ;
RECT 3293.710 494.020 3295.310 510.650 ;
RECT 2983.710 479.780 2990.760 493.800 ;
RECT 3061.120 480.250 3067.710 494.020 ;
RECT 3137.920 480.250 3144.510 494.020 ;
RECT 3180.400 482.170 3184.970 493.790 ;
RECT 3181.770 472.240 3183.370 482.170 ;
RECT 3214.720 480.250 3225.000 494.020 ;
RECT 3291.520 480.250 3297.965 494.020 ;
RECT 3221.770 472.240 3223.370 480.250 ;
RECT 2910.360 455.310 2956.940 458.510 ;
RECT 2910.360 405.310 2956.940 408.510 ;
RECT 3149.340 369.140 3150.940 386.870 ;
RECT 3164.840 369.140 3166.440 386.870 ;
RECT 3180.340 369.140 3181.940 386.870 ;
RECT 3195.840 369.140 3197.440 386.870 ;
RECT 3211.340 369.140 3212.940 386.870 ;
RECT 3226.840 369.140 3228.440 386.870 ;
RECT 2910.360 355.310 2956.940 358.510 ;
RECT 2910.360 305.310 2956.940 308.510 ;
RECT 3149.320 262.550 3150.920 278.900 ;
RECT 3164.820 262.550 3166.420 278.900 ;
RECT 3180.320 262.550 3181.920 278.900 ;
RECT 3195.820 262.550 3197.420 278.900 ;
RECT 3211.320 262.550 3212.920 278.900 ;
RECT 3226.820 262.550 3228.420 278.900 ;
RECT 712.800 226.980 713.700 236.280 ;
RECT 708.880 226.970 714.330 226.980 ;
RECT 706.880 220.650 714.330 226.970 ;
RECT 1208.400 213.920 1230.280 233.460 ;
RECT 1256.510 213.940 1278.500 233.420 ;
RECT 3240.520 232.950 3248.350 235.940 ;
LAYER via4 ;
RECT 240.455 1173.695 252.835 1186.075 ;
RECT 282.275 1173.725 315.455 1186.105 ;
RECT 702.600 1185.625 703.780 1186.805 ;
RECT 702.600 1184.025 703.780 1185.205 ;
RECT 702.600 1182.425 703.780 1183.605 ;
RECT 702.600 1180.825 703.780 1182.005 ;
RECT 702.600 1179.225 703.780 1180.405 ;
RECT 702.600 1177.625 703.780 1178.805 ;
RECT 702.600 1176.025 703.780 1177.205 ;
RECT 702.600 1174.425 703.780 1175.605 ;
RECT 702.600 1172.825 703.780 1174.005 ;
RECT 778.000 1185.625 779.180 1186.805 ;
RECT 778.000 1184.025 779.180 1185.205 ;
RECT 778.000 1182.425 779.180 1183.605 ;
RECT 778.000 1180.825 779.180 1182.005 ;
RECT 778.000 1179.225 779.180 1180.405 ;
RECT 778.000 1177.625 779.180 1178.805 ;
RECT 778.000 1176.025 779.180 1177.205 ;
RECT 778.000 1174.425 779.180 1175.605 ;
RECT 778.000 1172.825 779.180 1174.005 ;
RECT 853.250 1185.625 854.430 1186.805 ;
RECT 853.250 1184.025 854.430 1185.205 ;
RECT 853.250 1182.425 854.430 1183.605 ;
RECT 853.250 1180.825 854.430 1182.005 ;
RECT 853.250 1179.225 854.430 1180.405 ;
RECT 853.250 1177.625 854.430 1178.805 ;
RECT 853.250 1176.025 854.430 1177.205 ;
RECT 853.250 1174.425 854.430 1175.605 ;
RECT 853.250 1172.825 854.430 1174.005 ;
RECT 928.300 1185.625 929.480 1186.805 ;
RECT 928.300 1184.025 929.480 1185.205 ;
RECT 928.300 1182.425 929.480 1183.605 ;
RECT 928.300 1180.825 929.480 1182.005 ;
RECT 928.300 1179.225 929.480 1180.405 ;
RECT 928.300 1177.625 929.480 1178.805 ;
RECT 928.300 1176.025 929.480 1177.205 ;
RECT 928.300 1174.425 929.480 1175.605 ;
RECT 928.300 1172.825 929.480 1174.005 ;
RECT 1079.000 1185.625 1080.180 1186.805 ;
RECT 1079.000 1184.025 1080.180 1185.205 ;
RECT 1079.000 1182.425 1080.180 1183.605 ;
RECT 1079.000 1180.825 1080.180 1182.005 ;
RECT 1079.000 1179.225 1080.180 1180.405 ;
RECT 1079.000 1177.625 1080.180 1178.805 ;
RECT 1079.000 1176.025 1080.180 1177.205 ;
RECT 1079.000 1174.425 1080.180 1175.605 ;
RECT 1079.000 1172.825 1080.180 1174.005 ;
RECT 1154.250 1185.625 1155.430 1186.805 ;
RECT 1154.250 1184.025 1155.430 1185.205 ;
RECT 1154.250 1182.425 1155.430 1183.605 ;
RECT 1154.250 1180.825 1155.430 1182.005 ;
RECT 1154.250 1179.225 1155.430 1180.405 ;
RECT 1154.250 1177.625 1155.430 1178.805 ;
RECT 1154.250 1176.025 1155.430 1177.205 ;
RECT 1154.250 1174.425 1155.430 1175.605 ;
RECT 1154.250 1172.825 1155.430 1174.005 ;
RECT 1229.500 1185.625 1230.680 1186.805 ;
RECT 1229.500 1184.025 1230.680 1185.205 ;
RECT 1229.500 1182.425 1230.680 1183.605 ;
RECT 1229.500 1180.825 1230.680 1182.005 ;
RECT 1229.500 1179.225 1230.680 1180.405 ;
RECT 1229.500 1177.625 1230.680 1178.805 ;
RECT 1229.500 1176.025 1230.680 1177.205 ;
RECT 1229.500 1174.425 1230.680 1175.605 ;
RECT 1229.500 1172.825 1230.680 1174.005 ;
RECT 1304.750 1185.625 1305.930 1186.805 ;
RECT 1304.750 1184.025 1305.930 1185.205 ;
RECT 1304.750 1182.425 1305.930 1183.605 ;
RECT 1304.750 1180.825 1305.930 1182.005 ;
RECT 1304.750 1179.225 1305.930 1180.405 ;
RECT 1304.750 1177.625 1305.930 1178.805 ;
RECT 1304.750 1176.025 1305.930 1177.205 ;
RECT 1304.750 1174.425 1305.930 1175.605 ;
RECT 1304.750 1172.825 1305.930 1174.005 ;
RECT 1380.000 1185.625 1381.180 1186.805 ;
RECT 1380.000 1184.025 1381.180 1185.205 ;
RECT 1380.000 1182.425 1381.180 1183.605 ;
RECT 1380.000 1180.825 1381.180 1182.005 ;
RECT 1380.000 1179.225 1381.180 1180.405 ;
RECT 1380.000 1177.625 1381.180 1178.805 ;
RECT 1380.000 1176.025 1381.180 1177.205 ;
RECT 1380.000 1174.425 1381.180 1175.605 ;
RECT 1380.000 1172.825 1381.180 1174.005 ;
RECT 1455.250 1185.625 1456.430 1186.805 ;
RECT 1455.250 1184.025 1456.430 1185.205 ;
RECT 1455.250 1182.425 1456.430 1183.605 ;
RECT 1455.250 1180.825 1456.430 1182.005 ;
RECT 1455.250 1179.225 1456.430 1180.405 ;
RECT 1455.250 1177.625 1456.430 1178.805 ;
RECT 1455.250 1176.025 1456.430 1177.205 ;
RECT 1455.250 1174.425 1456.430 1175.605 ;
RECT 1455.250 1172.825 1456.430 1174.005 ;
RECT 1530.300 1185.625 1531.480 1186.805 ;
RECT 1530.300 1184.025 1531.480 1185.205 ;
RECT 1530.300 1182.425 1531.480 1183.605 ;
RECT 1530.300 1180.825 1531.480 1182.005 ;
RECT 1530.300 1179.225 1531.480 1180.405 ;
RECT 1530.300 1177.625 1531.480 1178.805 ;
RECT 1530.300 1176.025 1531.480 1177.205 ;
RECT 1530.300 1174.425 1531.480 1175.605 ;
RECT 1530.300 1172.825 1531.480 1174.005 ;
RECT 1606.250 1185.625 1607.430 1186.805 ;
RECT 1606.250 1184.025 1607.430 1185.205 ;
RECT 1606.250 1182.425 1607.430 1183.605 ;
RECT 1606.250 1180.825 1607.430 1182.005 ;
RECT 1606.250 1179.225 1607.430 1180.405 ;
RECT 1606.250 1177.625 1607.430 1178.805 ;
RECT 1606.250 1176.025 1607.430 1177.205 ;
RECT 1606.250 1174.425 1607.430 1175.605 ;
RECT 1606.250 1172.825 1607.430 1174.005 ;
RECT 1681.000 1185.625 1682.180 1186.805 ;
RECT 1681.000 1184.025 1682.180 1185.205 ;
RECT 1681.000 1182.425 1682.180 1183.605 ;
RECT 1681.000 1180.825 1682.180 1182.005 ;
RECT 1681.000 1179.225 1682.180 1180.405 ;
RECT 1681.000 1177.625 1682.180 1178.805 ;
RECT 1681.000 1176.025 1682.180 1177.205 ;
RECT 1681.000 1174.425 1682.180 1175.605 ;
RECT 1681.000 1172.825 1682.180 1174.005 ;
RECT 1755.950 1185.625 1757.130 1186.805 ;
RECT 1755.950 1184.025 1757.130 1185.205 ;
RECT 1755.950 1182.425 1757.130 1183.605 ;
RECT 1755.950 1180.825 1757.130 1182.005 ;
RECT 1755.950 1179.225 1757.130 1180.405 ;
RECT 1755.950 1177.625 1757.130 1178.805 ;
RECT 1755.950 1176.025 1757.130 1177.205 ;
RECT 1755.950 1174.425 1757.130 1175.605 ;
RECT 1755.950 1172.825 1757.130 1174.005 ;
RECT 1831.500 1185.625 1832.680 1186.805 ;
RECT 1831.500 1184.025 1832.680 1185.205 ;
RECT 1831.500 1182.425 1832.680 1183.605 ;
RECT 1831.500 1180.825 1832.680 1182.005 ;
RECT 1831.500 1179.225 1832.680 1180.405 ;
RECT 1831.500 1177.625 1832.680 1178.805 ;
RECT 1831.500 1176.025 1832.680 1177.205 ;
RECT 1831.500 1174.425 1832.680 1175.605 ;
RECT 1831.500 1172.825 1832.680 1174.005 ;
RECT 1906.150 1185.625 1907.330 1186.805 ;
RECT 1906.150 1184.025 1907.330 1185.205 ;
RECT 1906.150 1182.425 1907.330 1183.605 ;
RECT 1906.150 1180.825 1907.330 1182.005 ;
RECT 1906.150 1179.225 1907.330 1180.405 ;
RECT 1906.150 1177.625 1907.330 1178.805 ;
RECT 1906.150 1176.025 1907.330 1177.205 ;
RECT 1906.150 1174.425 1907.330 1175.605 ;
RECT 1906.150 1172.825 1907.330 1174.005 ;
RECT 1981.600 1185.625 1982.780 1186.805 ;
RECT 1981.600 1184.025 1982.780 1185.205 ;
RECT 1981.600 1182.425 1982.780 1183.605 ;
RECT 1981.600 1180.825 1982.780 1182.005 ;
RECT 1981.600 1179.225 1982.780 1180.405 ;
RECT 1981.600 1177.625 1982.780 1178.805 ;
RECT 1981.600 1176.025 1982.780 1177.205 ;
RECT 1981.600 1174.425 1982.780 1175.605 ;
RECT 1981.600 1172.825 1982.780 1174.005 ;
RECT 2057.250 1185.625 2058.430 1186.805 ;
RECT 2057.250 1184.025 2058.430 1185.205 ;
RECT 2057.250 1182.425 2058.430 1183.605 ;
RECT 2057.250 1180.825 2058.430 1182.005 ;
RECT 2057.250 1179.225 2058.430 1180.405 ;
RECT 2057.250 1177.625 2058.430 1178.805 ;
RECT 2057.250 1176.025 2058.430 1177.205 ;
RECT 2057.250 1174.425 2058.430 1175.605 ;
RECT 2057.250 1172.825 2058.430 1174.005 ;
RECT 2132.500 1185.625 2133.680 1186.805 ;
RECT 2132.500 1184.025 2133.680 1185.205 ;
RECT 2132.500 1182.425 2133.680 1183.605 ;
RECT 2132.500 1180.825 2133.680 1182.005 ;
RECT 2132.500 1179.225 2133.680 1180.405 ;
RECT 2132.500 1177.625 2133.680 1178.805 ;
RECT 2132.500 1176.025 2133.680 1177.205 ;
RECT 2132.500 1174.425 2133.680 1175.605 ;
RECT 2132.500 1172.825 2133.680 1174.005 ;
RECT 2207.750 1185.625 2208.930 1186.805 ;
RECT 2207.750 1184.025 2208.930 1185.205 ;
RECT 2207.750 1182.425 2208.930 1183.605 ;
RECT 2207.750 1180.825 2208.930 1182.005 ;
RECT 2207.750 1179.225 2208.930 1180.405 ;
RECT 2207.750 1177.625 2208.930 1178.805 ;
RECT 2207.750 1176.025 2208.930 1177.205 ;
RECT 2207.750 1174.425 2208.930 1175.605 ;
RECT 2207.750 1172.825 2208.930 1174.005 ;
RECT 2283.000 1185.625 2284.180 1186.805 ;
RECT 2283.000 1184.025 2284.180 1185.205 ;
RECT 2283.000 1182.425 2284.180 1183.605 ;
RECT 2283.000 1180.825 2284.180 1182.005 ;
RECT 2283.000 1179.225 2284.180 1180.405 ;
RECT 2283.000 1177.625 2284.180 1178.805 ;
RECT 2283.000 1176.025 2284.180 1177.205 ;
RECT 2283.000 1174.425 2284.180 1175.605 ;
RECT 2283.000 1172.825 2284.180 1174.005 ;
RECT 2358.250 1185.625 2359.430 1186.805 ;
RECT 2358.250 1184.025 2359.430 1185.205 ;
RECT 2358.250 1182.425 2359.430 1183.605 ;
RECT 2358.250 1180.825 2359.430 1182.005 ;
RECT 2358.250 1179.225 2359.430 1180.405 ;
RECT 2358.250 1177.625 2359.430 1178.805 ;
RECT 2358.250 1176.025 2359.430 1177.205 ;
RECT 2358.250 1174.425 2359.430 1175.605 ;
RECT 2358.250 1172.825 2359.430 1174.005 ;
RECT 2433.500 1185.625 2434.680 1186.805 ;
RECT 2433.500 1184.025 2434.680 1185.205 ;
RECT 2433.500 1182.425 2434.680 1183.605 ;
RECT 2433.500 1180.825 2434.680 1182.005 ;
RECT 2433.500 1179.225 2434.680 1180.405 ;
RECT 2433.500 1177.625 2434.680 1178.805 ;
RECT 2433.500 1176.025 2434.680 1177.205 ;
RECT 2433.500 1174.425 2434.680 1175.605 ;
RECT 2433.500 1172.825 2434.680 1174.005 ;
RECT 2508.750 1185.625 2509.930 1186.805 ;
RECT 2508.750 1184.025 2509.930 1185.205 ;
RECT 2508.750 1182.425 2509.930 1183.605 ;
RECT 2508.750 1180.825 2509.930 1182.005 ;
RECT 2508.750 1179.225 2509.930 1180.405 ;
RECT 2508.750 1177.625 2509.930 1178.805 ;
RECT 2508.750 1176.025 2509.930 1177.205 ;
RECT 2508.750 1174.425 2509.930 1175.605 ;
RECT 2508.750 1172.825 2509.930 1174.005 ;
RECT 2584.000 1185.625 2585.180 1186.805 ;
RECT 2584.000 1184.025 2585.180 1185.205 ;
RECT 2584.000 1182.425 2585.180 1183.605 ;
RECT 2584.000 1180.825 2585.180 1182.005 ;
RECT 2584.000 1179.225 2585.180 1180.405 ;
RECT 2584.000 1177.625 2585.180 1178.805 ;
RECT 2584.000 1176.025 2585.180 1177.205 ;
RECT 2584.000 1174.425 2585.180 1175.605 ;
RECT 2584.000 1172.825 2585.180 1174.005 ;
RECT 2659.250 1185.625 2660.430 1186.805 ;
RECT 2659.250 1184.025 2660.430 1185.205 ;
RECT 2659.250 1182.425 2660.430 1183.605 ;
RECT 2659.250 1180.825 2660.430 1182.005 ;
RECT 2659.250 1179.225 2660.430 1180.405 ;
RECT 2659.250 1177.625 2660.430 1178.805 ;
RECT 2659.250 1176.025 2660.430 1177.205 ;
RECT 2659.250 1174.425 2660.430 1175.605 ;
RECT 2659.250 1172.825 2660.430 1174.005 ;
RECT 2734.250 1185.625 2735.430 1186.805 ;
RECT 2734.250 1184.025 2735.430 1185.205 ;
RECT 2734.250 1182.425 2735.430 1183.605 ;
RECT 2734.250 1180.825 2735.430 1182.005 ;
RECT 2734.250 1179.225 2735.430 1180.405 ;
RECT 2734.250 1177.625 2735.430 1178.805 ;
RECT 2734.250 1176.025 2735.430 1177.205 ;
RECT 2734.250 1174.425 2735.430 1175.605 ;
RECT 2734.250 1172.825 2735.430 1174.005 ;
RECT 2912.000 1040.330 2913.180 1041.510 ;
RECT 2913.600 1040.330 2914.780 1041.510 ;
RECT 2915.200 1040.330 2916.380 1041.510 ;
RECT 2916.800 1040.330 2917.980 1041.510 ;
RECT 2942.465 1040.330 2943.645 1041.510 ;
RECT 2944.065 1040.330 2945.245 1041.510 ;
RECT 2945.665 1040.330 2946.845 1041.510 ;
RECT 2947.265 1040.330 2948.445 1041.510 ;
RECT 2948.865 1040.330 2950.045 1041.510 ;
RECT 2950.465 1040.330 2951.645 1041.510 ;
RECT 2952.065 1040.330 2953.245 1041.510 ;
RECT 2953.665 1040.330 2954.845 1041.510 ;
RECT 2955.265 1040.330 2956.445 1041.510 ;
RECT 2911.020 1006.270 2912.200 1007.450 ;
RECT 2912.620 1006.270 2913.800 1007.450 ;
RECT 2942.465 1006.250 2943.645 1007.430 ;
RECT 2944.065 1006.250 2945.245 1007.430 ;
RECT 2945.665 1006.250 2946.845 1007.430 ;
RECT 2947.265 1006.250 2948.445 1007.430 ;
RECT 2948.865 1006.250 2950.045 1007.430 ;
RECT 2950.465 1006.250 2951.645 1007.430 ;
RECT 2952.065 1006.250 2953.245 1007.430 ;
RECT 2953.665 1006.250 2954.845 1007.430 ;
RECT 2955.265 1006.250 2956.445 1007.430 ;
RECT 2911.020 956.270 2912.200 957.450 ;
RECT 2912.620 956.270 2913.800 957.450 ;
RECT 2942.465 956.250 2943.645 957.430 ;
RECT 2944.065 956.250 2945.245 957.430 ;
RECT 2945.665 956.250 2946.845 957.430 ;
RECT 2947.265 956.250 2948.445 957.430 ;
RECT 2948.865 956.250 2950.045 957.430 ;
RECT 2950.465 956.250 2951.645 957.430 ;
RECT 2952.065 956.250 2953.245 957.430 ;
RECT 2953.665 956.250 2954.845 957.430 ;
RECT 2955.265 956.250 2956.445 957.430 ;
RECT 2911.020 906.270 2912.200 907.450 ;
RECT 2912.620 906.270 2913.800 907.450 ;
RECT 2942.465 906.250 2943.645 907.430 ;
RECT 2944.065 906.250 2945.245 907.430 ;
RECT 2945.665 906.250 2946.845 907.430 ;
RECT 2947.265 906.250 2948.445 907.430 ;
RECT 2948.865 906.250 2950.045 907.430 ;
RECT 2950.465 906.250 2951.645 907.430 ;
RECT 2952.065 906.250 2953.245 907.430 ;
RECT 2953.665 906.250 2954.845 907.430 ;
RECT 2955.265 906.250 2956.445 907.430 ;
RECT 2911.020 856.270 2912.200 857.450 ;
RECT 2912.620 856.270 2913.800 857.450 ;
RECT 2942.465 856.250 2943.645 857.430 ;
RECT 2944.065 856.250 2945.245 857.430 ;
RECT 2945.665 856.250 2946.845 857.430 ;
RECT 2947.265 856.250 2948.445 857.430 ;
RECT 2948.865 856.250 2950.045 857.430 ;
RECT 2950.465 856.250 2951.645 857.430 ;
RECT 2952.065 856.250 2953.245 857.430 ;
RECT 2953.665 856.250 2954.845 857.430 ;
RECT 2955.265 856.250 2956.445 857.430 ;
RECT 2911.020 806.270 2912.200 807.450 ;
RECT 2912.620 806.270 2913.800 807.450 ;
RECT 2942.465 806.250 2943.645 807.430 ;
RECT 2944.065 806.250 2945.245 807.430 ;
RECT 2945.665 806.250 2946.845 807.430 ;
RECT 2947.265 806.250 2948.445 807.430 ;
RECT 2948.865 806.250 2950.045 807.430 ;
RECT 2950.465 806.250 2951.645 807.430 ;
RECT 2952.065 806.250 2953.245 807.430 ;
RECT 2953.665 806.250 2954.845 807.430 ;
RECT 2955.265 806.250 2956.445 807.430 ;
RECT 2911.020 756.270 2912.200 757.450 ;
RECT 2912.620 756.270 2913.800 757.450 ;
RECT 2942.465 756.250 2943.645 757.430 ;
RECT 2944.065 756.250 2945.245 757.430 ;
RECT 2945.665 756.250 2946.845 757.430 ;
RECT 2947.265 756.250 2948.445 757.430 ;
RECT 2948.865 756.250 2950.045 757.430 ;
RECT 2950.465 756.250 2951.645 757.430 ;
RECT 2952.065 756.250 2953.245 757.430 ;
RECT 2953.665 756.250 2954.845 757.430 ;
RECT 2955.265 756.250 2956.445 757.430 ;
RECT 2911.020 706.270 2912.200 707.450 ;
RECT 2912.620 706.270 2913.800 707.450 ;
RECT 2942.465 706.250 2943.645 707.430 ;
RECT 2944.065 706.250 2945.245 707.430 ;
RECT 2945.665 706.250 2946.845 707.430 ;
RECT 2947.265 706.250 2948.445 707.430 ;
RECT 2948.865 706.250 2950.045 707.430 ;
RECT 2950.465 706.250 2951.645 707.430 ;
RECT 2952.065 706.250 2953.245 707.430 ;
RECT 2953.665 706.250 2954.845 707.430 ;
RECT 2955.265 706.250 2956.445 707.430 ;
RECT 2911.020 656.270 2912.200 657.450 ;
RECT 2912.620 656.270 2913.800 657.450 ;
RECT 2942.465 656.250 2943.645 657.430 ;
RECT 2944.065 656.250 2945.245 657.430 ;
RECT 2945.665 656.250 2946.845 657.430 ;
RECT 2947.265 656.250 2948.445 657.430 ;
RECT 2948.865 656.250 2950.045 657.430 ;
RECT 2950.465 656.250 2951.645 657.430 ;
RECT 2952.065 656.250 2953.245 657.430 ;
RECT 2953.665 656.250 2954.845 657.430 ;
RECT 2955.265 656.250 2956.445 657.430 ;
RECT 2911.020 606.270 2912.200 607.450 ;
RECT 2912.620 606.270 2913.800 607.450 ;
RECT 2942.465 606.250 2943.645 607.430 ;
RECT 2944.065 606.250 2945.245 607.430 ;
RECT 2945.665 606.250 2946.845 607.430 ;
RECT 2947.265 606.250 2948.445 607.430 ;
RECT 2948.865 606.250 2950.045 607.430 ;
RECT 2950.465 606.250 2951.645 607.430 ;
RECT 2952.065 606.250 2953.245 607.430 ;
RECT 2953.665 606.250 2954.845 607.430 ;
RECT 2955.265 606.250 2956.445 607.430 ;
RECT 2911.020 556.270 2912.200 557.450 ;
RECT 2912.620 556.270 2913.800 557.450 ;
RECT 2942.465 556.250 2943.645 557.430 ;
RECT 2944.065 556.250 2945.245 557.430 ;
RECT 2945.665 556.250 2946.845 557.430 ;
RECT 2947.265 556.250 2948.445 557.430 ;
RECT 2948.865 556.250 2950.045 557.430 ;
RECT 2950.465 556.250 2951.645 557.430 ;
RECT 2952.065 556.250 2953.245 557.430 ;
RECT 2953.665 556.250 2954.845 557.430 ;
RECT 2955.265 556.250 2956.445 557.430 ;
RECT 2911.020 506.270 2912.200 507.450 ;
RECT 2912.620 506.270 2913.800 507.450 ;
RECT 2942.465 506.250 2943.645 507.430 ;
RECT 2944.065 506.250 2945.245 507.430 ;
RECT 2945.665 506.250 2946.845 507.430 ;
RECT 2947.265 506.250 2948.445 507.430 ;
RECT 2948.865 506.250 2950.045 507.430 ;
RECT 2950.465 506.250 2951.645 507.430 ;
RECT 2952.065 506.250 2953.245 507.430 ;
RECT 2953.665 506.250 2954.845 507.430 ;
RECT 2955.265 506.250 2956.445 507.430 ;
RECT 2985.060 480.635 2989.440 493.015 ;
RECT 3062.315 480.945 3066.695 493.325 ;
RECT 3139.115 480.945 3143.495 493.325 ;
RECT 3181.295 483.425 3184.075 492.605 ;
RECT 3215.915 480.945 3223.495 493.325 ;
RECT 3292.715 480.945 3297.095 493.325 ;
RECT 2911.020 456.270 2912.200 457.450 ;
RECT 2912.620 456.270 2913.800 457.450 ;
RECT 2942.465 456.250 2943.645 457.430 ;
RECT 2944.065 456.250 2945.245 457.430 ;
RECT 2945.665 456.250 2946.845 457.430 ;
RECT 2947.265 456.250 2948.445 457.430 ;
RECT 2948.865 456.250 2950.045 457.430 ;
RECT 2950.465 456.250 2951.645 457.430 ;
RECT 2952.065 456.250 2953.245 457.430 ;
RECT 2953.665 456.250 2954.845 457.430 ;
RECT 2955.265 456.250 2956.445 457.430 ;
RECT 2911.020 406.270 2912.200 407.450 ;
RECT 2912.620 406.270 2913.800 407.450 ;
RECT 2942.465 406.250 2943.645 407.430 ;
RECT 2944.065 406.250 2945.245 407.430 ;
RECT 2945.665 406.250 2946.845 407.430 ;
RECT 2947.265 406.250 2948.445 407.430 ;
RECT 2948.865 406.250 2950.045 407.430 ;
RECT 2950.465 406.250 2951.645 407.430 ;
RECT 2952.065 406.250 2953.245 407.430 ;
RECT 2953.665 406.250 2954.845 407.430 ;
RECT 2955.265 406.250 2956.445 407.430 ;
RECT 3149.505 377.775 3150.685 378.955 ;
RECT 3149.505 376.175 3150.685 377.355 ;
RECT 3149.505 374.575 3150.685 375.755 ;
RECT 3165.005 377.775 3166.185 378.955 ;
RECT 3165.005 376.175 3166.185 377.355 ;
RECT 3165.005 374.575 3166.185 375.755 ;
RECT 3180.475 377.795 3181.655 378.975 ;
RECT 3180.475 376.195 3181.655 377.375 ;
RECT 3180.475 374.595 3181.655 375.775 ;
RECT 3196.015 377.815 3197.195 378.995 ;
RECT 3196.015 376.215 3197.195 377.395 ;
RECT 3196.015 374.615 3197.195 375.795 ;
RECT 3211.535 377.775 3212.715 378.955 ;
RECT 3211.535 376.175 3212.715 377.355 ;
RECT 3211.535 374.575 3212.715 375.755 ;
RECT 3227.045 377.905 3228.225 379.085 ;
RECT 3227.045 376.305 3228.225 377.485 ;
RECT 3227.045 374.705 3228.225 375.885 ;
RECT 2911.020 356.270 2912.200 357.450 ;
RECT 2912.620 356.270 2913.800 357.450 ;
RECT 2942.465 356.250 2943.645 357.430 ;
RECT 2944.065 356.250 2945.245 357.430 ;
RECT 2945.665 356.250 2946.845 357.430 ;
RECT 2947.265 356.250 2948.445 357.430 ;
RECT 2948.865 356.250 2950.045 357.430 ;
RECT 2950.465 356.250 2951.645 357.430 ;
RECT 2952.065 356.250 2953.245 357.430 ;
RECT 2953.665 356.250 2954.845 357.430 ;
RECT 2955.265 356.250 2956.445 357.430 ;
RECT 2911.020 306.270 2912.200 307.450 ;
RECT 2912.620 306.270 2913.800 307.450 ;
RECT 2942.465 306.250 2943.645 307.430 ;
RECT 2944.065 306.250 2945.245 307.430 ;
RECT 2945.665 306.250 2946.845 307.430 ;
RECT 2947.265 306.250 2948.445 307.430 ;
RECT 2948.865 306.250 2950.045 307.430 ;
RECT 2950.465 306.250 2951.645 307.430 ;
RECT 2952.065 306.250 2953.245 307.430 ;
RECT 2953.665 306.250 2954.845 307.430 ;
RECT 2955.265 306.250 2956.445 307.430 ;
RECT 3149.485 269.805 3150.665 270.985 ;
RECT 3149.485 268.205 3150.665 269.385 ;
RECT 3149.485 266.605 3150.665 267.785 ;
RECT 3164.985 269.805 3166.165 270.985 ;
RECT 3164.985 268.205 3166.165 269.385 ;
RECT 3164.985 266.605 3166.165 267.785 ;
RECT 3180.455 269.825 3181.635 271.005 ;
RECT 3180.455 268.225 3181.635 269.405 ;
RECT 3180.455 266.625 3181.635 267.805 ;
RECT 3195.995 269.845 3197.175 271.025 ;
RECT 3195.995 268.245 3197.175 269.425 ;
RECT 3195.995 266.645 3197.175 267.825 ;
RECT 3211.515 269.805 3212.695 270.985 ;
RECT 3211.515 268.205 3212.695 269.385 ;
RECT 3211.515 266.605 3212.695 267.785 ;
RECT 3227.025 269.935 3228.205 271.115 ;
RECT 3227.025 268.335 3228.205 269.515 ;
RECT 3227.025 266.735 3228.205 267.915 ;
RECT 3241.445 233.870 3242.625 235.050 ;
RECT 3243.045 233.870 3244.225 235.050 ;
RECT 3244.645 233.870 3245.825 235.050 ;
RECT 3246.245 233.870 3247.425 235.050 ;
RECT 707.640 221.590 713.620 225.970 ;
RECT 1209.125 214.255 1229.505 233.035 ;
RECT 1257.385 214.325 1277.765 233.105 ;
LAYER met5 ;
RECT 239.180 1058.490 254.180 1188.060 ;
RECT 281.440 1172.330 2956.950 1187.330 ;
RECT 2941.950 1130.420 2956.950 1172.330 ;
RECT 2941.950 1120.960 3201.830 1130.420 ;
RECT 2941.950 1120.410 3209.990 1120.960 ;
RECT 239.180 1055.290 266.160 1058.490 ;
RECT 2873.230 1055.290 2914.550 1058.490 ;
RECT 239.180 1008.490 254.180 1055.290 ;
RECT 2911.350 1042.510 2914.550 1055.290 ;
RECT 2911.350 1039.310 2918.710 1042.510 ;
RECT 2941.950 1036.400 2956.950 1120.410 ;
RECT 3197.330 1119.360 3209.990 1120.410 ;
RECT 2941.950 1034.800 2967.970 1036.400 ;
RECT 239.180 1005.290 266.160 1008.490 ;
RECT 2873.230 1005.290 2914.550 1008.490 ;
RECT 239.180 958.490 254.180 1005.290 ;
RECT 239.180 955.290 266.160 958.490 ;
RECT 2873.230 955.290 2914.550 958.490 ;
RECT 2941.950 958.200 2956.950 1034.800 ;
RECT 2941.950 956.600 2967.970 958.200 ;
RECT 239.180 908.490 254.180 955.290 ;
RECT 239.180 905.290 266.160 908.490 ;
RECT 2873.230 905.290 2914.550 908.490 ;
RECT 239.180 858.490 254.180 905.290 ;
RECT 2941.950 880.000 2956.950 956.600 ;
RECT 2941.950 878.400 2967.970 880.000 ;
RECT 239.180 855.290 266.160 858.490 ;
RECT 2873.230 855.290 2914.550 858.490 ;
RECT 239.180 833.940 254.180 855.290 ;
RECT 234.180 808.490 254.180 833.940 ;
RECT 234.180 805.290 266.160 808.490 ;
RECT 2873.230 805.290 2914.550 808.490 ;
RECT 234.180 758.490 254.180 805.290 ;
RECT 2941.950 801.800 2956.950 878.400 ;
RECT 2941.950 800.200 2967.970 801.800 ;
RECT 234.180 755.290 266.160 758.490 ;
RECT 2873.230 755.290 2914.550 758.490 ;
RECT 234.180 708.490 254.180 755.290 ;
RECT 2941.950 723.600 2956.950 800.200 ;
RECT 2941.950 722.000 2967.970 723.600 ;
RECT 234.180 705.290 266.160 708.490 ;
RECT 2873.230 705.290 2914.550 708.490 ;
RECT 234.180 658.490 254.180 705.290 ;
RECT 234.180 655.290 266.160 658.490 ;
RECT 2873.230 655.290 2914.550 658.490 ;
RECT 234.180 608.490 254.180 655.290 ;
RECT 2941.950 645.400 2956.950 722.000 ;
RECT 2941.950 643.800 2967.970 645.400 ;
RECT 234.180 605.290 266.160 608.490 ;
RECT 2873.230 605.290 2914.550 608.490 ;
RECT 234.180 558.490 254.180 605.290 ;
RECT 2941.950 567.200 2956.950 643.800 ;
RECT 2941.950 565.600 2968.050 567.200 ;
RECT 234.180 555.290 266.160 558.490 ;
RECT 2873.230 555.290 2914.550 558.490 ;
RECT 234.180 508.490 254.180 555.290 ;
RECT 234.180 505.290 266.160 508.490 ;
RECT 2873.230 505.290 2914.550 508.490 ;
RECT 234.180 458.490 254.180 505.290 ;
RECT 2941.950 494.780 2956.950 565.600 ;
RECT 2941.950 479.780 3297.965 494.780 ;
RECT 234.180 455.290 266.160 458.490 ;
RECT 2873.230 455.290 2914.550 458.490 ;
RECT 234.180 408.490 254.180 455.290 ;
RECT 234.180 405.290 266.160 408.490 ;
RECT 2873.230 405.290 2914.550 408.490 ;
RECT 234.180 358.490 254.180 405.290 ;
RECT 234.180 355.290 266.160 358.490 ;
RECT 2873.230 355.290 2914.550 358.490 ;
RECT 234.180 308.490 254.180 355.290 ;
RECT 234.180 305.290 266.160 308.490 ;
RECT 2873.230 305.290 2914.550 308.490 ;
RECT 234.180 233.940 254.180 305.290 ;
RECT 2941.950 235.940 2956.950 479.780 ;
RECT 3124.120 447.370 3139.120 479.780 ;
RECT 3254.970 462.950 3269.970 479.780 ;
RECT 3254.970 461.350 3288.770 462.950 ;
RECT 3254.970 454.790 3269.970 461.350 ;
RECT 3254.970 453.190 3288.920 454.790 ;
RECT 3254.970 452.610 3269.970 453.190 ;
RECT 3124.120 445.770 3146.810 447.370 ;
RECT 3124.120 445.060 3139.120 445.770 ;
RECT 3128.090 379.340 3135.170 445.060 ;
RECT 3128.090 374.340 3228.690 379.340 ;
RECT 3128.090 361.720 3132.090 374.340 ;
RECT 3128.090 360.120 3134.840 361.720 ;
RECT 3128.090 344.820 3132.090 360.120 ;
RECT 3128.090 343.220 3134.840 344.820 ;
RECT 3128.090 327.920 3132.090 343.220 ;
RECT 3128.090 326.320 3134.840 327.920 ;
RECT 3128.090 311.020 3132.090 326.320 ;
RECT 3128.090 309.420 3134.840 311.020 ;
RECT 3128.090 294.120 3132.090 309.420 ;
RECT 3128.090 292.520 3134.840 294.120 ;
RECT 3128.090 271.370 3132.090 292.520 ;
RECT 3128.070 266.370 3228.670 271.370 ;
RECT 2941.950 233.940 3248.340 235.940 ;
RECT 234.180 232.940 3248.340 233.940 ;
RECT 234.180 213.940 2956.980 232.940 ;
END
END vssd_core
PIN vccd2_core
PORT
LAYER met4 ;
RECT 220.980 1192.330 317.170 1207.330 ;
RECT 974.410 1192.330 976.070 1207.320 ;
RECT 1025.010 1192.330 1026.670 1207.320 ;
RECT 220.980 1172.330 234.010 1192.330 ;
LAYER via4 ;
RECT 222.040 1173.135 232.820 1206.315 ;
RECT 282.830 1193.695 316.010 1206.075 ;
RECT 974.650 1205.685 975.830 1206.865 ;
RECT 974.650 1204.085 975.830 1205.265 ;
RECT 974.650 1202.485 975.830 1203.665 ;
RECT 974.650 1200.885 975.830 1202.065 ;
RECT 974.650 1199.285 975.830 1200.465 ;
RECT 974.650 1197.685 975.830 1198.865 ;
RECT 974.650 1196.085 975.830 1197.265 ;
RECT 974.650 1194.485 975.830 1195.665 ;
RECT 974.650 1192.885 975.830 1194.065 ;
RECT 1025.250 1205.685 1026.430 1206.865 ;
RECT 1025.250 1204.085 1026.430 1205.265 ;
RECT 1025.250 1202.485 1026.430 1203.665 ;
RECT 1025.250 1200.885 1026.430 1202.065 ;
RECT 1025.250 1199.285 1026.430 1200.465 ;
RECT 1025.250 1197.685 1026.430 1198.865 ;
RECT 1025.250 1196.085 1026.430 1197.265 ;
RECT 1025.250 1194.485 1026.430 1195.665 ;
RECT 1025.250 1192.885 1026.430 1194.065 ;
LAYER met5 ;
RECT 221.270 1172.660 233.590 1206.790 ;
RECT 281.390 1192.330 3254.730 1207.330 ;
END
END vccd2_core
PIN vssd2_core
PORT
LAYER met4 ;
RECT 204.920 1212.330 317.170 1227.330 ;
RECT 995.310 1212.330 996.970 1227.320 ;
RECT 1045.610 1212.340 1047.270 1227.330 ;
RECT 204.920 1191.330 218.060 1212.330 ;
LAYER via4 ;
RECT 206.100 1191.985 216.880 1226.765 ;
RECT 282.755 1213.525 315.935 1225.905 ;
RECT 995.550 1225.685 996.730 1226.865 ;
RECT 995.550 1224.085 996.730 1225.265 ;
RECT 995.550 1222.485 996.730 1223.665 ;
RECT 995.550 1220.885 996.730 1222.065 ;
RECT 995.550 1219.285 996.730 1220.465 ;
RECT 995.550 1217.685 996.730 1218.865 ;
RECT 995.550 1216.085 996.730 1217.265 ;
RECT 995.550 1214.485 996.730 1215.665 ;
RECT 995.550 1212.885 996.730 1214.065 ;
RECT 1045.850 1225.695 1047.030 1226.875 ;
RECT 1045.850 1224.095 1047.030 1225.275 ;
RECT 1045.850 1222.495 1047.030 1223.675 ;
RECT 1045.850 1220.895 1047.030 1222.075 ;
RECT 1045.850 1219.295 1047.030 1220.475 ;
RECT 1045.850 1217.695 1047.030 1218.875 ;
RECT 1045.850 1216.095 1047.030 1217.275 ;
RECT 1045.850 1214.495 1047.030 1215.675 ;
RECT 1045.850 1212.895 1047.030 1214.075 ;
LAYER met5 ;
RECT 205.330 1191.810 217.650 1226.940 ;
RECT 281.390 1212.330 3254.730 1227.330 ;
END
END vssd2_core
PIN vdda2_core
PORT
LAYER met3 ;
RECT 199.620 2465.390 261.460 2489.290 ;
RECT 199.620 2415.495 261.460 2439.395 ;
LAYER via3 ;
RECT 251.980 2466.295 260.300 2488.615 ;
RECT 251.920 2416.345 260.240 2438.665 ;
LAYER met4 ;
RECT 250.860 2465.420 260.980 2489.370 ;
RECT 250.990 2415.470 261.110 2439.420 ;
RECT 250.850 1272.330 302.940 1287.330 ;
RECT 1922.930 1272.260 1928.540 1287.350 ;
RECT 1998.430 1272.260 2004.040 1287.350 ;
LAYER via4 ;
RECT 252.350 2466.465 259.930 2488.445 ;
RECT 252.290 2416.515 259.870 2438.495 ;
RECT 252.355 1273.845 259.935 1286.225 ;
RECT 282.820 1273.540 301.600 1285.920 ;
RECT 1923.575 1272.850 1927.955 1286.830 ;
RECT 1999.075 1272.850 2003.455 1286.830 ;
LAYER met5 ;
RECT 250.990 1272.490 260.990 2489.960 ;
RECT 281.850 1272.330 3255.870 1287.330 ;
END
END vdda2_core
PIN vssa2_core
PORT
Caravan top lvs (#67) * - update caravan configuration * change correct gpio_default blocks instance names * implement powerrouting work around * place spare logic blocks * keep the history of runs and sym link last/final one * - update caravan mag, def and gl views - add fake power routing cell in the rtl as a placeholder for openlane to prevent routing on that cell - fix some syntax errors in chip_io_alt - match simple_por lef pins with mag by regenerating it * Apply automatic changes to Manifest and README.rst * add caravan power routing lef * - update mag and def view of caravan - add_macro_placement for fake cell * Added back the power routing to Caravan, fixed DRC errors, ran LVS, corrected placement of isolated substrate regions, and replaced the signal routing for the analog lines. Be aware that merging with main may cause issues with the mgmt_protect.mag file and its subcells mprj2_logic_high.mag and mprj_logic_high.mag. It may be worth cherry-picking the files to merge and exclude those layouts. Co-authored-by: kareem <kareem.farid@efabless.com> Co-authored-by: kareefardi <kareefardi@users.noreply.github.com> Co-authored-by: Jeff DiCorpo <42048757+jeffdi@users.noreply.github.com>
2022-04-14 17:05:16 -05:00
LAYER met3 ;
RECT 199.260 4188.390 250.010 4212.290 ;
RECT 199.260 4138.495 250.010 4162.395 ;
Caravan redesign (#321) * Fixed caravan top level power routing and updated views for mag, gds and lef * caravan(rtl): updates ~ typos fix - remove unused pin in chip_io_alt + add caravan_power_routing verilog * Apply automatic changes to Manifest and README.rst * ~ update caravan openlane configs to add extra cell references ~ correct placment and cell names of some macro in caravan interactive script * reharden: caravan + add non functional blocks + add an initial iteration of caravan * Apply automatic changes to Manifest and README.rst * Revert "Fixed caravan top level power routing and updated views for mag, gds and lef" This reverts commit 70628f748af35aaeae06829b05b2c28a49648fc2. * fixed caravan top level power routing * reharden: caravan based on new power routing ~ guard rtl chip_io power pins in the power macro guard * Apply automatic changes to Manifest and README.rst * fixed caravan top level power routing * rehadren: caravan + add caravan signal routing to openlane run ~ change rtl to guard power and analog against routing by openlane by ifndef TOP_ROUTING ~ add pr bounadry for caravan signal routing to fix origin issues * Apply automatic changes to Manifest and README.rst * fix power connection in buffering block and regenerate gl * Apply automatic changes to Manifest and README.rst * updated views for caravan * Added extract unique to lvs-gds-cell target. (#313) * This fixes errors in the top level RTL of caravan that failed to hook up the buffers through the SoC correctly. * Apply automatic changes to Manifest and README.rst * reharden: caravan ~ rtl updated * fixed caravan mag top level * updated views for caravan + signoff * fixed top level cell name * fix syntax error related to signal initialization place in caravan (#319) * fix syntax error related to signal initialization place in caravan- fixed in caravel in another commit * Apply automatic changes to Manifest and README.rst Co-authored-by: M0stafaRady <M0stafaRady@users.noreply.github.com> * Apply automatic changes to Manifest and README.rst Co-authored-by: Marwan Abbas <marwaneltoukhy@aucegypt.edu> Co-authored-by: kareem <kareem.farid@efabless.com> Co-authored-by: kareefardi <kareefardi@users.noreply.github.com> Co-authored-by: Mitch Bailey <d-m-bailey@users.noreply.github.com> Co-authored-by: Tim Edwards <tim@opencircuitdesign.com> Co-authored-by: RTimothyEdwards <RTimothyEdwards@users.noreply.github.com> Co-authored-by: Marwan Abbas <67271180+marwaneltoukhy@users.noreply.github.com> Co-authored-by: M0stafaRady <107422726+M0stafaRady@users.noreply.github.com> Co-authored-by: M0stafaRady <M0stafaRady@users.noreply.github.com> Co-authored-by: jeffdi <jeffdi@users.noreply.github.com>
2022-10-21 09:37:41 -05:00
LAYER via3 ;
RECT 239.645 4189.150 248.365 4211.470 ;
RECT 239.645 4139.490 248.365 4161.810 ;
LAYER met4 ;
RECT 238.960 4188.290 249.110 4212.310 ;
RECT 238.960 4138.510 249.110 4162.530 ;
RECT 238.850 1292.330 297.350 1307.330 ;
RECT 1959.720 1292.340 1964.230 1307.250 ;
RECT 2035.320 1292.340 2039.830 1307.250 ;
LAYER via4 ;
RECT 240.215 4189.320 247.795 4211.300 ;
RECT 240.215 4139.660 247.795 4161.640 ;
RECT 240.355 1293.845 247.935 1306.225 ;
RECT 282.775 1293.540 296.755 1305.920 ;
RECT 1960.585 1293.565 1963.365 1305.945 ;
RECT 2036.185 1293.565 2038.965 1305.945 ;
LAYER met5 ;
RECT 238.990 1292.420 248.990 4212.800 ;
RECT 281.850 1292.330 3255.870 1307.330 ;
END
END vssa2_core
PIN vssd1_core
PORT
LAYER met3 ;
Caravan top lvs (#67) * - update caravan configuration * change correct gpio_default blocks instance names * implement powerrouting work around * place spare logic blocks * keep the history of runs and sym link last/final one * - update caravan mag, def and gl views - add fake power routing cell in the rtl as a placeholder for openlane to prevent routing on that cell - fix some syntax errors in chip_io_alt - match simple_por lef pins with mag by regenerating it * Apply automatic changes to Manifest and README.rst * add caravan power routing lef * - update mag and def view of caravan - add_macro_placement for fake cell * Added back the power routing to Caravan, fixed DRC errors, ran LVS, corrected placement of isolated substrate regions, and replaced the signal routing for the analog lines. Be aware that merging with main may cause issues with the mgmt_protect.mag file and its subcells mprj2_logic_high.mag and mprj_logic_high.mag. It may be worth cherry-picking the files to merge and exclude those layouts. Co-authored-by: kareem <kareem.farid@efabless.com> Co-authored-by: kareefardi <kareefardi@users.noreply.github.com> Co-authored-by: Jeff DiCorpo <42048757+jeffdi@users.noreply.github.com>
2022-04-14 17:05:16 -05:00
RECT 36.180 4106.910 269.080 4112.910 ;
RECT 36.180 3890.910 269.080 3896.910 ;
RECT 36.180 3674.910 269.080 3680.910 ;
RECT 36.180 3458.910 269.080 3464.910 ;
RECT 36.180 3242.910 269.080 3248.910 ;
RECT 36.180 3026.910 269.080 3032.910 ;
RECT 36.180 2810.910 269.080 2816.910 ;
RECT 36.180 2172.910 269.080 2178.910 ;
RECT 36.180 1956.910 269.080 1962.910 ;
RECT 36.180 1740.910 269.080 1746.910 ;
RECT 36.180 1524.910 269.080 1530.910 ;
RECT 36.180 1308.910 269.080 1314.910 ;
RECT 36.180 1092.910 269.080 1098.910 ;
LAYER via3 ;
Caravan redesign (#321) * Fixed caravan top level power routing and updated views for mag, gds and lef * caravan(rtl): updates ~ typos fix - remove unused pin in chip_io_alt + add caravan_power_routing verilog * Apply automatic changes to Manifest and README.rst * ~ update caravan openlane configs to add extra cell references ~ correct placment and cell names of some macro in caravan interactive script * reharden: caravan + add non functional blocks + add an initial iteration of caravan * Apply automatic changes to Manifest and README.rst * Revert "Fixed caravan top level power routing and updated views for mag, gds and lef" This reverts commit 70628f748af35aaeae06829b05b2c28a49648fc2. * fixed caravan top level power routing * reharden: caravan based on new power routing ~ guard rtl chip_io power pins in the power macro guard * Apply automatic changes to Manifest and README.rst * fixed caravan top level power routing * rehadren: caravan + add caravan signal routing to openlane run ~ change rtl to guard power and analog against routing by openlane by ifndef TOP_ROUTING ~ add pr bounadry for caravan signal routing to fix origin issues * Apply automatic changes to Manifest and README.rst * fix power connection in buffering block and regenerate gl * Apply automatic changes to Manifest and README.rst * updated views for caravan * Added extract unique to lvs-gds-cell target. (#313) * This fixes errors in the top level RTL of caravan that failed to hook up the buffers through the SoC correctly. * Apply automatic changes to Manifest and README.rst * reharden: caravan ~ rtl updated * fixed caravan mag top level * updated views for caravan + signoff * fixed top level cell name * fix syntax error related to signal initialization place in caravan (#319) * fix syntax error related to signal initialization place in caravan- fixed in caravel in another commit * Apply automatic changes to Manifest and README.rst Co-authored-by: M0stafaRady <M0stafaRady@users.noreply.github.com> * Apply automatic changes to Manifest and README.rst Co-authored-by: Marwan Abbas <marwaneltoukhy@aucegypt.edu> Co-authored-by: kareem <kareem.farid@efabless.com> Co-authored-by: kareefardi <kareefardi@users.noreply.github.com> Co-authored-by: Mitch Bailey <d-m-bailey@users.noreply.github.com> Co-authored-by: Tim Edwards <tim@opencircuitdesign.com> Co-authored-by: RTimothyEdwards <RTimothyEdwards@users.noreply.github.com> Co-authored-by: Marwan Abbas <67271180+marwaneltoukhy@users.noreply.github.com> Co-authored-by: M0stafaRady <107422726+M0stafaRady@users.noreply.github.com> Co-authored-by: M0stafaRady <M0stafaRady@users.noreply.github.com> Co-authored-by: jeffdi <jeffdi@users.noreply.github.com>
2022-10-21 09:37:41 -05:00
RECT 36.940 4107.165 40.060 4112.685 ;
RECT 263.405 4107.335 268.525 4112.455 ;
RECT 36.940 3891.165 40.060 3896.685 ;
RECT 263.405 3891.335 268.525 3896.455 ;
RECT 36.940 3675.165 40.060 3680.685 ;
RECT 263.405 3675.335 268.525 3680.455 ;
RECT 36.940 3459.165 40.060 3464.685 ;
RECT 263.405 3459.335 268.525 3464.455 ;
RECT 36.940 3243.165 40.060 3248.685 ;
RECT 263.405 3243.335 268.525 3248.455 ;
RECT 36.940 3027.165 40.060 3032.685 ;
RECT 263.405 3027.335 268.525 3032.455 ;
RECT 36.940 2811.165 40.060 2816.685 ;
RECT 263.405 2811.335 268.525 2816.455 ;
RECT 36.940 2173.165 40.060 2178.685 ;
RECT 263.405 2173.335 268.525 2178.455 ;
RECT 36.940 1957.165 40.060 1962.685 ;
RECT 263.405 1957.335 268.525 1962.455 ;
RECT 36.940 1741.165 40.060 1746.685 ;
RECT 263.405 1741.335 268.525 1746.455 ;
RECT 36.940 1525.165 40.060 1530.685 ;
RECT 263.405 1525.335 268.525 1530.455 ;
RECT 36.940 1309.165 40.060 1314.685 ;
RECT 263.405 1309.335 268.525 1314.455 ;
RECT 36.940 1093.165 40.060 1098.685 ;
RECT 263.405 1093.335 268.525 1098.455 ;
Caravan top lvs (#67) * - update caravan configuration * change correct gpio_default blocks instance names * implement powerrouting work around * place spare logic blocks * keep the history of runs and sym link last/final one * - update caravan mag, def and gl views - add fake power routing cell in the rtl as a placeholder for openlane to prevent routing on that cell - fix some syntax errors in chip_io_alt - match simple_por lef pins with mag by regenerating it * Apply automatic changes to Manifest and README.rst * add caravan power routing lef * - update mag and def view of caravan - add_macro_placement for fake cell * Added back the power routing to Caravan, fixed DRC errors, ran LVS, corrected placement of isolated substrate regions, and replaced the signal routing for the analog lines. Be aware that merging with main may cause issues with the mgmt_protect.mag file and its subcells mprj2_logic_high.mag and mprj_logic_high.mag. It may be worth cherry-picking the files to merge and exclude those layouts. Co-authored-by: kareem <kareem.farid@efabless.com> Co-authored-by: kareefardi <kareefardi@users.noreply.github.com> Co-authored-by: Jeff DiCorpo <42048757+jeffdi@users.noreply.github.com>
2022-04-14 17:05:16 -05:00
LAYER met4 ;
RECT 36.530 4046.380 40.530 4113.210 ;
RECT 262.900 4106.870 268.930 4112.940 ;
RECT 36.530 3830.380 40.530 3897.210 ;
RECT 262.900 3890.870 268.930 3896.940 ;
RECT 36.530 3614.380 40.530 3681.210 ;
RECT 262.900 3674.870 268.930 3680.940 ;
RECT 36.530 3398.380 40.530 3465.210 ;
RECT 262.900 3458.870 268.930 3464.940 ;
RECT 36.530 3182.380 40.530 3249.210 ;
RECT 262.900 3242.870 268.930 3248.940 ;
RECT 36.530 2966.380 40.530 3033.210 ;
RECT 262.900 3026.870 268.930 3032.940 ;
RECT 36.530 2750.380 40.530 2817.210 ;
RECT 262.900 2810.870 268.930 2816.940 ;
RECT 36.530 2112.380 40.530 2179.210 ;
RECT 262.900 2172.870 268.930 2178.940 ;
RECT 36.530 1896.380 40.530 1963.210 ;
RECT 262.900 1956.870 268.930 1962.940 ;
RECT 36.530 1680.380 40.530 1747.210 ;
RECT 262.900 1740.870 268.930 1746.940 ;
RECT 36.530 1464.380 40.530 1531.210 ;
RECT 262.900 1524.870 268.930 1530.940 ;
RECT 36.530 1248.380 40.530 1315.210 ;
RECT 262.900 1308.870 268.930 1314.940 ;
RECT 262.890 1252.330 316.460 1267.330 ;
Caravan redesign (#321) * Fixed caravan top level power routing and updated views for mag, gds and lef * caravan(rtl): updates ~ typos fix - remove unused pin in chip_io_alt + add caravan_power_routing verilog * Apply automatic changes to Manifest and README.rst * ~ update caravan openlane configs to add extra cell references ~ correct placment and cell names of some macro in caravan interactive script * reharden: caravan + add non functional blocks + add an initial iteration of caravan * Apply automatic changes to Manifest and README.rst * Revert "Fixed caravan top level power routing and updated views for mag, gds and lef" This reverts commit 70628f748af35aaeae06829b05b2c28a49648fc2. * fixed caravan top level power routing * reharden: caravan based on new power routing ~ guard rtl chip_io power pins in the power macro guard * Apply automatic changes to Manifest and README.rst * fixed caravan top level power routing * rehadren: caravan + add caravan signal routing to openlane run ~ change rtl to guard power and analog against routing by openlane by ifndef TOP_ROUTING ~ add pr bounadry for caravan signal routing to fix origin issues * Apply automatic changes to Manifest and README.rst * fix power connection in buffering block and regenerate gl * Apply automatic changes to Manifest and README.rst * updated views for caravan * Added extract unique to lvs-gds-cell target. (#313) * This fixes errors in the top level RTL of caravan that failed to hook up the buffers through the SoC correctly. * Apply automatic changes to Manifest and README.rst * reharden: caravan ~ rtl updated * fixed caravan mag top level * updated views for caravan + signoff * fixed top level cell name * fix syntax error related to signal initialization place in caravan (#319) * fix syntax error related to signal initialization place in caravan- fixed in caravel in another commit * Apply automatic changes to Manifest and README.rst Co-authored-by: M0stafaRady <M0stafaRady@users.noreply.github.com> * Apply automatic changes to Manifest and README.rst Co-authored-by: Marwan Abbas <marwaneltoukhy@aucegypt.edu> Co-authored-by: kareem <kareem.farid@efabless.com> Co-authored-by: kareefardi <kareefardi@users.noreply.github.com> Co-authored-by: Mitch Bailey <d-m-bailey@users.noreply.github.com> Co-authored-by: Tim Edwards <tim@opencircuitdesign.com> Co-authored-by: RTimothyEdwards <RTimothyEdwards@users.noreply.github.com> Co-authored-by: Marwan Abbas <67271180+marwaneltoukhy@users.noreply.github.com> Co-authored-by: M0stafaRady <107422726+M0stafaRady@users.noreply.github.com> Co-authored-by: M0stafaRady <M0stafaRady@users.noreply.github.com> Co-authored-by: jeffdi <jeffdi@users.noreply.github.com>
2022-10-21 09:37:41 -05:00
RECT 1383.610 1252.350 1386.300 1267.360 ;
RECT 1458.610 1252.350 1461.300 1267.360 ;
RECT 1533.810 1252.350 1536.500 1267.360 ;
RECT 1609.410 1252.350 1612.100 1267.360 ;
Caravan top lvs (#67) * - update caravan configuration * change correct gpio_default blocks instance names * implement powerrouting work around * place spare logic blocks * keep the history of runs and sym link last/final one * - update caravan mag, def and gl views - add fake power routing cell in the rtl as a placeholder for openlane to prevent routing on that cell - fix some syntax errors in chip_io_alt - match simple_por lef pins with mag by regenerating it * Apply automatic changes to Manifest and README.rst * add caravan power routing lef * - update mag and def view of caravan - add_macro_placement for fake cell * Added back the power routing to Caravan, fixed DRC errors, ran LVS, corrected placement of isolated substrate regions, and replaced the signal routing for the analog lines. Be aware that merging with main may cause issues with the mgmt_protect.mag file and its subcells mprj2_logic_high.mag and mprj_logic_high.mag. It may be worth cherry-picking the files to merge and exclude those layouts. Co-authored-by: kareem <kareem.farid@efabless.com> Co-authored-by: kareefardi <kareefardi@users.noreply.github.com> Co-authored-by: Jeff DiCorpo <42048757+jeffdi@users.noreply.github.com>
2022-04-14 17:05:16 -05:00
RECT 36.530 1032.380 40.530 1099.210 ;
RECT 262.900 1092.870 268.930 1098.940 ;
LAYER via4 ;
Caravan redesign (#321) * Fixed caravan top level power routing and updated views for mag, gds and lef * caravan(rtl): updates ~ typos fix - remove unused pin in chip_io_alt + add caravan_power_routing verilog * Apply automatic changes to Manifest and README.rst * ~ update caravan openlane configs to add extra cell references ~ correct placment and cell names of some macro in caravan interactive script * reharden: caravan + add non functional blocks + add an initial iteration of caravan * Apply automatic changes to Manifest and README.rst * Revert "Fixed caravan top level power routing and updated views for mag, gds and lef" This reverts commit 70628f748af35aaeae06829b05b2c28a49648fc2. * fixed caravan top level power routing * reharden: caravan based on new power routing ~ guard rtl chip_io power pins in the power macro guard * Apply automatic changes to Manifest and README.rst * fixed caravan top level power routing * rehadren: caravan + add caravan signal routing to openlane run ~ change rtl to guard power and analog against routing by openlane by ifndef TOP_ROUTING ~ add pr bounadry for caravan signal routing to fix origin issues * Apply automatic changes to Manifest and README.rst * fix power connection in buffering block and regenerate gl * Apply automatic changes to Manifest and README.rst * updated views for caravan * Added extract unique to lvs-gds-cell target. (#313) * This fixes errors in the top level RTL of caravan that failed to hook up the buffers through the SoC correctly. * Apply automatic changes to Manifest and README.rst * reharden: caravan ~ rtl updated * fixed caravan mag top level * updated views for caravan + signoff * fixed top level cell name * fix syntax error related to signal initialization place in caravan (#319) * fix syntax error related to signal initialization place in caravan- fixed in caravel in another commit * Apply automatic changes to Manifest and README.rst Co-authored-by: M0stafaRady <M0stafaRady@users.noreply.github.com> * Apply automatic changes to Manifest and README.rst Co-authored-by: Marwan Abbas <marwaneltoukhy@aucegypt.edu> Co-authored-by: kareem <kareem.farid@efabless.com> Co-authored-by: kareefardi <kareefardi@users.noreply.github.com> Co-authored-by: Mitch Bailey <d-m-bailey@users.noreply.github.com> Co-authored-by: Tim Edwards <tim@opencircuitdesign.com> Co-authored-by: RTimothyEdwards <RTimothyEdwards@users.noreply.github.com> Co-authored-by: Marwan Abbas <67271180+marwaneltoukhy@users.noreply.github.com> Co-authored-by: M0stafaRady <107422726+M0stafaRady@users.noreply.github.com> Co-authored-by: M0stafaRady <M0stafaRady@users.noreply.github.com> Co-authored-by: jeffdi <jeffdi@users.noreply.github.com>
2022-10-21 09:37:41 -05:00
RECT 263.775 4107.705 268.155 4112.085 ;
RECT 37.135 4080.595 38.315 4081.775 ;
RECT 38.735 4080.595 39.915 4081.775 ;
RECT 37.140 4063.695 38.320 4064.875 ;
RECT 38.740 4063.695 39.920 4064.875 ;
RECT 37.125 4046.795 38.305 4047.975 ;
RECT 38.725 4046.795 39.905 4047.975 ;
RECT 263.775 3891.705 268.155 3896.085 ;
RECT 37.135 3864.595 38.315 3865.775 ;
RECT 38.735 3864.595 39.915 3865.775 ;
RECT 37.140 3847.695 38.320 3848.875 ;
RECT 38.740 3847.695 39.920 3848.875 ;
RECT 37.125 3830.795 38.305 3831.975 ;
RECT 38.725 3830.795 39.905 3831.975 ;
RECT 263.775 3675.705 268.155 3680.085 ;
RECT 37.135 3648.595 38.315 3649.775 ;
RECT 38.735 3648.595 39.915 3649.775 ;
RECT 37.140 3631.695 38.320 3632.875 ;
RECT 38.740 3631.695 39.920 3632.875 ;
RECT 37.125 3614.795 38.305 3615.975 ;
RECT 38.725 3614.795 39.905 3615.975 ;
RECT 263.775 3459.705 268.155 3464.085 ;
RECT 37.135 3432.595 38.315 3433.775 ;
RECT 38.735 3432.595 39.915 3433.775 ;
RECT 37.140 3415.695 38.320 3416.875 ;
RECT 38.740 3415.695 39.920 3416.875 ;
RECT 37.125 3398.795 38.305 3399.975 ;
RECT 38.725 3398.795 39.905 3399.975 ;
RECT 263.775 3243.705 268.155 3248.085 ;
RECT 37.135 3216.595 38.315 3217.775 ;
RECT 38.735 3216.595 39.915 3217.775 ;
RECT 37.140 3199.695 38.320 3200.875 ;
RECT 38.740 3199.695 39.920 3200.875 ;
RECT 37.125 3182.795 38.305 3183.975 ;
RECT 38.725 3182.795 39.905 3183.975 ;
RECT 263.775 3027.705 268.155 3032.085 ;
RECT 37.135 3000.595 38.315 3001.775 ;
RECT 38.735 3000.595 39.915 3001.775 ;
RECT 37.140 2983.695 38.320 2984.875 ;
RECT 38.740 2983.695 39.920 2984.875 ;
RECT 37.125 2966.795 38.305 2967.975 ;
RECT 38.725 2966.795 39.905 2967.975 ;
RECT 263.775 2811.705 268.155 2816.085 ;
RECT 37.135 2784.595 38.315 2785.775 ;
RECT 38.735 2784.595 39.915 2785.775 ;
RECT 37.140 2767.695 38.320 2768.875 ;
RECT 38.740 2767.695 39.920 2768.875 ;
RECT 37.125 2750.795 38.305 2751.975 ;
RECT 38.725 2750.795 39.905 2751.975 ;
RECT 263.775 2173.705 268.155 2178.085 ;
RECT 37.135 2146.595 38.315 2147.775 ;
RECT 38.735 2146.595 39.915 2147.775 ;
RECT 37.140 2129.695 38.320 2130.875 ;
RECT 38.740 2129.695 39.920 2130.875 ;
RECT 37.125 2112.795 38.305 2113.975 ;
RECT 38.725 2112.795 39.905 2113.975 ;
RECT 263.775 1957.705 268.155 1962.085 ;
RECT 37.135 1930.595 38.315 1931.775 ;
RECT 38.735 1930.595 39.915 1931.775 ;
RECT 37.140 1913.695 38.320 1914.875 ;
RECT 38.740 1913.695 39.920 1914.875 ;
RECT 37.125 1896.795 38.305 1897.975 ;
RECT 38.725 1896.795 39.905 1897.975 ;
RECT 263.775 1741.705 268.155 1746.085 ;
RECT 37.135 1714.595 38.315 1715.775 ;
RECT 38.735 1714.595 39.915 1715.775 ;
RECT 37.140 1697.695 38.320 1698.875 ;
RECT 38.740 1697.695 39.920 1698.875 ;
RECT 37.125 1680.795 38.305 1681.975 ;
RECT 38.725 1680.795 39.905 1681.975 ;
RECT 263.775 1525.705 268.155 1530.085 ;
RECT 37.135 1498.595 38.315 1499.775 ;
RECT 38.735 1498.595 39.915 1499.775 ;
RECT 37.140 1481.695 38.320 1482.875 ;
RECT 38.740 1481.695 39.920 1482.875 ;
RECT 37.125 1464.795 38.305 1465.975 ;
RECT 38.725 1464.795 39.905 1465.975 ;
RECT 263.775 1309.705 268.155 1314.085 ;
RECT 37.135 1282.595 38.315 1283.775 ;
RECT 38.735 1282.595 39.915 1283.775 ;
RECT 37.140 1265.695 38.320 1266.875 ;
RECT 38.740 1265.695 39.920 1266.875 ;
RECT 263.810 1252.860 268.190 1266.840 ;
RECT 281.160 1252.870 315.940 1266.850 ;
RECT 1384.135 1265.700 1385.315 1266.880 ;
RECT 1384.135 1264.100 1385.315 1265.280 ;
RECT 1384.135 1262.500 1385.315 1263.680 ;
RECT 1384.135 1260.900 1385.315 1262.080 ;
RECT 1384.135 1259.300 1385.315 1260.480 ;
RECT 1384.135 1257.700 1385.315 1258.880 ;
RECT 1384.135 1256.100 1385.315 1257.280 ;
RECT 1384.135 1254.500 1385.315 1255.680 ;
RECT 1384.135 1252.900 1385.315 1254.080 ;
RECT 1459.135 1265.700 1460.315 1266.880 ;
RECT 1459.135 1264.100 1460.315 1265.280 ;
RECT 1459.135 1262.500 1460.315 1263.680 ;
RECT 1459.135 1260.900 1460.315 1262.080 ;
RECT 1459.135 1259.300 1460.315 1260.480 ;
RECT 1459.135 1257.700 1460.315 1258.880 ;
RECT 1459.135 1256.100 1460.315 1257.280 ;
RECT 1459.135 1254.500 1460.315 1255.680 ;
RECT 1459.135 1252.900 1460.315 1254.080 ;
RECT 1534.335 1265.700 1535.515 1266.880 ;
RECT 1534.335 1264.100 1535.515 1265.280 ;
RECT 1534.335 1262.500 1535.515 1263.680 ;
RECT 1534.335 1260.900 1535.515 1262.080 ;
RECT 1534.335 1259.300 1535.515 1260.480 ;
RECT 1534.335 1257.700 1535.515 1258.880 ;
RECT 1534.335 1256.100 1535.515 1257.280 ;
RECT 1534.335 1254.500 1535.515 1255.680 ;
RECT 1534.335 1252.900 1535.515 1254.080 ;
RECT 1609.935 1265.700 1611.115 1266.880 ;
RECT 1609.935 1264.100 1611.115 1265.280 ;
RECT 1609.935 1262.500 1611.115 1263.680 ;
RECT 1609.935 1260.900 1611.115 1262.080 ;
RECT 1609.935 1259.300 1611.115 1260.480 ;
RECT 1609.935 1257.700 1611.115 1258.880 ;
RECT 1609.935 1256.100 1611.115 1257.280 ;
RECT 1609.935 1254.500 1611.115 1255.680 ;
RECT 1609.935 1252.900 1611.115 1254.080 ;
RECT 37.125 1248.795 38.305 1249.975 ;
RECT 38.725 1248.795 39.905 1249.975 ;
RECT 263.775 1093.705 268.155 1098.085 ;
RECT 37.135 1066.595 38.315 1067.775 ;
RECT 38.735 1066.595 39.915 1067.775 ;
RECT 37.140 1049.695 38.320 1050.875 ;
RECT 38.740 1049.695 39.920 1050.875 ;
RECT 37.125 1032.795 38.305 1033.975 ;
RECT 38.725 1032.795 39.905 1033.975 ;
Caravan top lvs (#67) * - update caravan configuration * change correct gpio_default blocks instance names * implement powerrouting work around * place spare logic blocks * keep the history of runs and sym link last/final one * - update caravan mag, def and gl views - add fake power routing cell in the rtl as a placeholder for openlane to prevent routing on that cell - fix some syntax errors in chip_io_alt - match simple_por lef pins with mag by regenerating it * Apply automatic changes to Manifest and README.rst * add caravan power routing lef * - update mag and def view of caravan - add_macro_placement for fake cell * Added back the power routing to Caravan, fixed DRC errors, ran LVS, corrected placement of isolated substrate regions, and replaced the signal routing for the analog lines. Be aware that merging with main may cause issues with the mgmt_protect.mag file and its subcells mprj2_logic_high.mag and mprj_logic_high.mag. It may be worth cherry-picking the files to merge and exclude those layouts. Co-authored-by: kareem <kareem.farid@efabless.com> Co-authored-by: kareefardi <kareefardi@users.noreply.github.com> Co-authored-by: Jeff DiCorpo <42048757+jeffdi@users.noreply.github.com>
2022-04-14 17:05:16 -05:00
LAYER met5 ;
RECT 36.395 4081.990 40.590 4082.095 ;
RECT 36.300 4080.390 42.910 4081.990 ;
RECT 36.395 4080.290 40.590 4080.390 ;
RECT 36.485 4065.090 40.680 4065.205 ;
RECT 36.330 4063.490 42.910 4065.090 ;
RECT 36.485 4063.400 40.680 4063.490 ;
RECT 36.385 4048.190 40.860 4048.265 ;
RECT 36.385 4046.590 43.070 4048.190 ;
RECT 36.385 4046.510 40.860 4046.590 ;
RECT 36.395 3865.990 40.590 3866.095 ;
RECT 36.300 3864.390 42.910 3865.990 ;
RECT 36.395 3864.290 40.590 3864.390 ;
RECT 36.485 3849.090 40.680 3849.205 ;
RECT 36.330 3847.490 42.910 3849.090 ;
RECT 36.485 3847.400 40.680 3847.490 ;
RECT 36.385 3832.190 40.860 3832.265 ;
RECT 36.385 3830.590 43.070 3832.190 ;
RECT 36.385 3830.510 40.860 3830.590 ;
RECT 36.395 3649.990 40.590 3650.095 ;
RECT 36.300 3648.390 42.910 3649.990 ;
RECT 36.395 3648.290 40.590 3648.390 ;
Caravan redesign (#321) * Fixed caravan top level power routing and updated views for mag, gds and lef * caravan(rtl): updates ~ typos fix - remove unused pin in chip_io_alt + add caravan_power_routing verilog * Apply automatic changes to Manifest and README.rst * ~ update caravan openlane configs to add extra cell references ~ correct placment and cell names of some macro in caravan interactive script * reharden: caravan + add non functional blocks + add an initial iteration of caravan * Apply automatic changes to Manifest and README.rst * Revert "Fixed caravan top level power routing and updated views for mag, gds and lef" This reverts commit 70628f748af35aaeae06829b05b2c28a49648fc2. * fixed caravan top level power routing * reharden: caravan based on new power routing ~ guard rtl chip_io power pins in the power macro guard * Apply automatic changes to Manifest and README.rst * fixed caravan top level power routing * rehadren: caravan + add caravan signal routing to openlane run ~ change rtl to guard power and analog against routing by openlane by ifndef TOP_ROUTING ~ add pr bounadry for caravan signal routing to fix origin issues * Apply automatic changes to Manifest and README.rst * fix power connection in buffering block and regenerate gl * Apply automatic changes to Manifest and README.rst * updated views for caravan * Added extract unique to lvs-gds-cell target. (#313) * This fixes errors in the top level RTL of caravan that failed to hook up the buffers through the SoC correctly. * Apply automatic changes to Manifest and README.rst * reharden: caravan ~ rtl updated * fixed caravan mag top level * updated views for caravan + signoff * fixed top level cell name * fix syntax error related to signal initialization place in caravan (#319) * fix syntax error related to signal initialization place in caravan- fixed in caravel in another commit * Apply automatic changes to Manifest and README.rst Co-authored-by: M0stafaRady <M0stafaRady@users.noreply.github.com> * Apply automatic changes to Manifest and README.rst Co-authored-by: Marwan Abbas <marwaneltoukhy@aucegypt.edu> Co-authored-by: kareem <kareem.farid@efabless.com> Co-authored-by: kareefardi <kareefardi@users.noreply.github.com> Co-authored-by: Mitch Bailey <d-m-bailey@users.noreply.github.com> Co-authored-by: Tim Edwards <tim@opencircuitdesign.com> Co-authored-by: RTimothyEdwards <RTimothyEdwards@users.noreply.github.com> Co-authored-by: Marwan Abbas <67271180+marwaneltoukhy@users.noreply.github.com> Co-authored-by: M0stafaRady <107422726+M0stafaRady@users.noreply.github.com> Co-authored-by: M0stafaRady <M0stafaRady@users.noreply.github.com> Co-authored-by: jeffdi <jeffdi@users.noreply.github.com>
2022-10-21 09:37:41 -05:00
RECT 36.485 3633.090 40.680 3633.205 ;
RECT 36.330 3631.490 42.910 3633.090 ;
RECT 36.485 3631.400 40.680 3631.490 ;
RECT 36.385 3616.190 40.860 3616.265 ;
RECT 36.385 3614.590 43.070 3616.190 ;
RECT 36.385 3614.510 40.860 3614.590 ;
RECT 36.395 3433.990 40.590 3434.095 ;
RECT 36.300 3432.390 42.910 3433.990 ;
RECT 36.395 3432.290 40.590 3432.390 ;
RECT 36.485 3417.090 40.680 3417.205 ;
RECT 36.330 3415.490 42.910 3417.090 ;
RECT 36.485 3415.400 40.680 3415.490 ;
RECT 36.385 3400.190 40.860 3400.265 ;
RECT 36.385 3398.590 43.070 3400.190 ;
RECT 36.385 3398.510 40.860 3398.590 ;
RECT 36.395 3217.990 40.590 3218.095 ;
RECT 36.300 3216.390 42.910 3217.990 ;
RECT 36.395 3216.290 40.590 3216.390 ;
RECT 36.485 3201.090 40.680 3201.205 ;
RECT 36.330 3199.490 42.910 3201.090 ;
RECT 36.485 3199.400 40.680 3199.490 ;
RECT 36.385 3184.190 40.860 3184.265 ;
RECT 36.385 3182.590 43.070 3184.190 ;
RECT 36.385 3182.510 40.860 3182.590 ;
RECT 36.395 3001.990 40.590 3002.095 ;
RECT 36.300 3000.390 42.910 3001.990 ;
RECT 36.395 3000.290 40.590 3000.390 ;
RECT 36.485 2985.090 40.680 2985.205 ;
RECT 36.330 2983.490 42.910 2985.090 ;
RECT 36.485 2983.400 40.680 2983.490 ;
RECT 36.385 2968.190 40.860 2968.265 ;
RECT 36.385 2966.590 43.070 2968.190 ;
RECT 36.385 2966.510 40.860 2966.590 ;
RECT 36.395 2785.990 40.590 2786.095 ;
RECT 36.300 2784.390 42.910 2785.990 ;
RECT 36.395 2784.290 40.590 2784.390 ;
RECT 36.485 2769.090 40.680 2769.205 ;
RECT 36.330 2767.490 42.910 2769.090 ;
RECT 36.485 2767.400 40.680 2767.490 ;
RECT 36.385 2752.190 40.860 2752.265 ;
RECT 36.385 2750.590 43.070 2752.190 ;
RECT 36.385 2750.510 40.860 2750.590 ;
RECT 36.395 2147.990 40.590 2148.095 ;
RECT 36.300 2146.390 42.910 2147.990 ;
RECT 36.395 2146.290 40.590 2146.390 ;
RECT 36.485 2131.090 40.680 2131.205 ;
RECT 36.330 2129.490 42.910 2131.090 ;
RECT 36.485 2129.400 40.680 2129.490 ;
RECT 36.385 2114.190 40.860 2114.265 ;
RECT 36.385 2112.590 43.070 2114.190 ;
RECT 36.385 2112.510 40.860 2112.590 ;
RECT 36.395 1931.990 40.590 1932.095 ;
RECT 36.300 1930.390 42.910 1931.990 ;
RECT 36.395 1930.290 40.590 1930.390 ;
RECT 36.485 1915.090 40.680 1915.205 ;
RECT 36.330 1913.490 42.910 1915.090 ;
RECT 36.485 1913.400 40.680 1913.490 ;
RECT 36.385 1898.190 40.860 1898.265 ;
RECT 36.385 1896.590 43.070 1898.190 ;
RECT 36.385 1896.510 40.860 1896.590 ;
RECT 36.395 1715.990 40.590 1716.095 ;
RECT 36.300 1714.390 42.910 1715.990 ;
RECT 36.395 1714.290 40.590 1714.390 ;
RECT 36.485 1699.090 40.680 1699.205 ;
RECT 36.330 1697.490 42.910 1699.090 ;
RECT 36.485 1697.400 40.680 1697.490 ;
RECT 36.385 1682.190 40.860 1682.265 ;
RECT 36.385 1680.590 43.070 1682.190 ;
RECT 36.385 1680.510 40.860 1680.590 ;
RECT 36.395 1499.990 40.590 1500.095 ;
RECT 36.300 1498.390 42.910 1499.990 ;
RECT 36.395 1498.290 40.590 1498.390 ;
RECT 36.485 1483.090 40.680 1483.205 ;
RECT 36.330 1481.490 42.910 1483.090 ;
RECT 36.485 1481.400 40.680 1481.490 ;
RECT 36.385 1466.190 40.860 1466.265 ;
RECT 36.385 1464.590 43.070 1466.190 ;
RECT 36.385 1464.510 40.860 1464.590 ;
RECT 36.395 1283.990 40.590 1284.095 ;
RECT 36.300 1282.390 42.910 1283.990 ;
RECT 36.395 1282.290 40.590 1282.390 ;
RECT 36.485 1267.090 40.680 1267.205 ;
RECT 36.330 1265.490 42.910 1267.090 ;
RECT 36.485 1265.400 40.680 1265.490 ;
RECT 36.385 1250.190 40.860 1250.265 ;
RECT 36.385 1248.590 43.070 1250.190 ;
RECT 36.385 1248.510 40.860 1248.590 ;
RECT 262.990 1088.710 268.990 4113.290 ;
RECT 280.630 1252.330 3354.930 1267.330 ;
RECT 36.395 1067.990 40.590 1068.095 ;
RECT 36.300 1066.390 42.910 1067.990 ;
RECT 36.395 1066.290 40.590 1066.390 ;
RECT 36.485 1051.090 40.680 1051.205 ;
RECT 36.330 1049.490 42.910 1051.090 ;
RECT 36.485 1049.400 40.680 1049.490 ;
RECT 36.385 1034.190 40.860 1034.265 ;
RECT 36.385 1032.590 43.070 1034.190 ;
RECT 36.385 1032.510 40.860 1032.590 ;
END
END vssd1_core
PIN vccd1_core
PORT
LAYER met3 ;
RECT 30.110 4114.910 277.300 4120.910 ;
RECT 30.110 3898.910 277.300 3904.910 ;
RECT 30.110 3682.910 277.300 3688.910 ;
RECT 30.110 3466.910 277.300 3472.910 ;
RECT 30.110 3250.910 277.300 3256.910 ;
RECT 30.110 3034.910 277.300 3040.910 ;
RECT 30.110 2818.910 277.300 2824.910 ;
RECT 30.110 2180.910 277.300 2186.910 ;
RECT 30.110 1964.910 277.300 1970.910 ;
RECT 30.110 1748.910 277.300 1754.910 ;
RECT 30.110 1532.910 277.300 1538.910 ;
RECT 30.110 1316.910 277.300 1322.910 ;
RECT 30.110 1100.910 277.300 1106.910 ;
LAYER via3 ;
RECT 30.950 4115.145 34.070 4120.665 ;
RECT 271.375 4115.425 276.495 4120.545 ;
RECT 30.950 3899.145 34.070 3904.665 ;
RECT 271.375 3899.425 276.495 3904.545 ;
RECT 30.950 3683.145 34.070 3688.665 ;
RECT 271.375 3683.425 276.495 3688.545 ;
RECT 30.950 3467.145 34.070 3472.665 ;
RECT 271.375 3467.425 276.495 3472.545 ;
RECT 30.950 3251.145 34.070 3256.665 ;
RECT 271.375 3251.425 276.495 3256.545 ;
RECT 30.950 3035.145 34.070 3040.665 ;
RECT 271.375 3035.425 276.495 3040.545 ;
RECT 30.950 2819.145 34.070 2824.665 ;
RECT 271.375 2819.425 276.495 2824.545 ;
RECT 30.950 2181.145 34.070 2186.665 ;
RECT 271.375 2181.425 276.495 2186.545 ;
RECT 30.950 1965.145 34.070 1970.665 ;
RECT 271.375 1965.425 276.495 1970.545 ;
RECT 30.950 1749.145 34.070 1754.665 ;
RECT 271.375 1749.425 276.495 1754.545 ;
RECT 30.950 1533.145 34.070 1538.665 ;
RECT 271.375 1533.425 276.495 1538.545 ;
RECT 30.950 1317.145 34.070 1322.665 ;
RECT 271.375 1317.425 276.495 1322.545 ;
RECT 30.950 1101.145 34.070 1106.665 ;
RECT 271.375 1101.425 276.495 1106.545 ;
LAYER met4 ;
RECT 30.530 4037.730 34.530 4121.350 ;
RECT 270.920 4114.870 276.950 4120.940 ;
RECT 30.530 3821.730 34.530 3905.350 ;
RECT 270.920 3898.870 276.950 3904.940 ;
RECT 30.530 3605.730 34.530 3689.350 ;
RECT 270.920 3682.870 276.950 3688.940 ;
RECT 30.530 3389.730 34.530 3473.350 ;
RECT 270.920 3466.870 276.950 3472.940 ;
RECT 30.530 3173.730 34.530 3257.350 ;
RECT 270.920 3250.870 276.950 3256.940 ;
RECT 30.530 2957.730 34.530 3041.350 ;
RECT 270.920 3034.870 276.950 3040.940 ;
RECT 30.530 2741.730 34.530 2825.350 ;
RECT 270.920 2818.870 276.950 2824.940 ;
RECT 30.530 2103.730 34.530 2187.350 ;
RECT 270.920 2180.870 276.950 2186.940 ;
RECT 30.530 1887.730 34.530 1971.350 ;
RECT 270.920 1964.870 276.950 1970.940 ;
RECT 30.530 1671.730 34.530 1755.350 ;
RECT 270.920 1748.870 276.950 1754.940 ;
RECT 30.530 1455.730 34.530 1539.350 ;
RECT 270.920 1532.870 276.950 1538.940 ;
RECT 30.530 1239.730 34.530 1323.350 ;
RECT 270.920 1316.870 276.950 1322.940 ;
RECT 1346.820 1232.340 1349.060 1246.620 ;
RECT 1421.770 1232.340 1424.010 1246.620 ;
RECT 1496.770 1232.340 1499.010 1246.620 ;
RECT 1573.070 1232.340 1575.310 1246.620 ;
RECT 3334.450 1232.330 3383.350 1247.380 ;
RECT 30.530 1023.730 34.530 1107.350 ;
RECT 270.920 1100.870 276.950 1106.940 ;
LAYER via4 ;
RECT 271.745 4115.795 276.125 4120.175 ;
RECT 31.120 4072.135 32.300 4073.315 ;
RECT 32.720 4072.135 33.900 4073.315 ;
RECT 31.150 4055.305 32.330 4056.485 ;
RECT 32.750 4055.305 33.930 4056.485 ;
RECT 31.155 4038.355 32.335 4039.535 ;
RECT 32.755 4038.355 33.935 4039.535 ;
RECT 271.745 3899.795 276.125 3904.175 ;
RECT 31.120 3856.135 32.300 3857.315 ;
RECT 32.720 3856.135 33.900 3857.315 ;
RECT 31.150 3839.305 32.330 3840.485 ;
RECT 32.750 3839.305 33.930 3840.485 ;
RECT 31.155 3822.355 32.335 3823.535 ;
RECT 32.755 3822.355 33.935 3823.535 ;
RECT 271.745 3683.795 276.125 3688.175 ;
RECT 31.120 3640.135 32.300 3641.315 ;
RECT 32.720 3640.135 33.900 3641.315 ;
RECT 31.150 3623.305 32.330 3624.485 ;
RECT 32.750 3623.305 33.930 3624.485 ;
RECT 31.155 3606.355 32.335 3607.535 ;
RECT 32.755 3606.355 33.935 3607.535 ;
RECT 271.745 3467.795 276.125 3472.175 ;
RECT 31.120 3424.135 32.300 3425.315 ;
RECT 32.720 3424.135 33.900 3425.315 ;
RECT 31.150 3407.305 32.330 3408.485 ;
RECT 32.750 3407.305 33.930 3408.485 ;
RECT 31.155 3390.355 32.335 3391.535 ;
RECT 32.755 3390.355 33.935 3391.535 ;
RECT 271.745 3251.795 276.125 3256.175 ;
RECT 31.120 3208.135 32.300 3209.315 ;
RECT 32.720 3208.135 33.900 3209.315 ;
RECT 31.150 3191.305 32.330 3192.485 ;
RECT 32.750 3191.305 33.930 3192.485 ;
RECT 31.155 3174.355 32.335 3175.535 ;
RECT 32.755 3174.355 33.935 3175.535 ;
RECT 271.745 3035.795 276.125 3040.175 ;
RECT 31.120 2992.135 32.300 2993.315 ;
RECT 32.720 2992.135 33.900 2993.315 ;
RECT 31.150 2975.305 32.330 2976.485 ;
RECT 32.750 2975.305 33.930 2976.485 ;
RECT 31.155 2958.355 32.335 2959.535 ;
RECT 32.755 2958.355 33.935 2959.535 ;
RECT 271.745 2819.795 276.125 2824.175 ;
RECT 31.120 2776.135 32.300 2777.315 ;
RECT 32.720 2776.135 33.900 2777.315 ;
RECT 31.150 2759.305 32.330 2760.485 ;
RECT 32.750 2759.305 33.930 2760.485 ;
RECT 31.155 2742.355 32.335 2743.535 ;
RECT 32.755 2742.355 33.935 2743.535 ;
RECT 271.745 2181.795 276.125 2186.175 ;
RECT 31.120 2138.135 32.300 2139.315 ;
RECT 32.720 2138.135 33.900 2139.315 ;
RECT 31.150 2121.305 32.330 2122.485 ;
RECT 32.750 2121.305 33.930 2122.485 ;
RECT 31.155 2104.355 32.335 2105.535 ;
RECT 32.755 2104.355 33.935 2105.535 ;
RECT 271.745 1965.795 276.125 1970.175 ;
RECT 31.120 1922.135 32.300 1923.315 ;
RECT 32.720 1922.135 33.900 1923.315 ;
RECT 31.150 1905.305 32.330 1906.485 ;
RECT 32.750 1905.305 33.930 1906.485 ;
RECT 31.155 1888.355 32.335 1889.535 ;
RECT 32.755 1888.355 33.935 1889.535 ;
RECT 271.745 1749.795 276.125 1754.175 ;
RECT 31.120 1706.135 32.300 1707.315 ;
RECT 32.720 1706.135 33.900 1707.315 ;
RECT 31.150 1689.305 32.330 1690.485 ;
RECT 32.750 1689.305 33.930 1690.485 ;
RECT 31.155 1672.355 32.335 1673.535 ;
RECT 32.755 1672.355 33.935 1673.535 ;
RECT 271.745 1533.795 276.125 1538.175 ;
RECT 31.120 1490.135 32.300 1491.315 ;
RECT 32.720 1490.135 33.900 1491.315 ;
RECT 31.150 1473.305 32.330 1474.485 ;
RECT 32.750 1473.305 33.930 1474.485 ;
RECT 31.155 1456.355 32.335 1457.535 ;
RECT 32.755 1456.355 33.935 1457.535 ;
RECT 271.745 1317.795 276.125 1322.175 ;
RECT 31.120 1274.135 32.300 1275.315 ;
RECT 32.720 1274.135 33.900 1275.315 ;
RECT 31.150 1257.305 32.330 1258.485 ;
RECT 32.750 1257.305 33.930 1258.485 ;
RECT 31.155 1240.355 32.335 1241.535 ;
RECT 32.755 1240.355 33.935 1241.535 ;
RECT 1347.350 1244.705 1348.530 1245.885 ;
RECT 1347.350 1243.105 1348.530 1244.285 ;
RECT 1347.350 1241.505 1348.530 1242.685 ;
RECT 1347.350 1239.905 1348.530 1241.085 ;
RECT 1347.350 1238.305 1348.530 1239.485 ;
RECT 1347.350 1236.705 1348.530 1237.885 ;
RECT 1347.350 1235.105 1348.530 1236.285 ;
RECT 1347.350 1233.505 1348.530 1234.685 ;
RECT 1422.300 1244.705 1423.480 1245.885 ;
RECT 1422.300 1243.105 1423.480 1244.285 ;
RECT 1422.300 1241.505 1423.480 1242.685 ;
RECT 1422.300 1239.905 1423.480 1241.085 ;
RECT 1422.300 1238.305 1423.480 1239.485 ;
RECT 1422.300 1236.705 1423.480 1237.885 ;
RECT 1422.300 1235.105 1423.480 1236.285 ;
RECT 1422.300 1233.505 1423.480 1234.685 ;
RECT 1497.300 1244.705 1498.480 1245.885 ;
RECT 1497.300 1243.105 1498.480 1244.285 ;
RECT 1497.300 1241.505 1498.480 1242.685 ;
RECT 1497.300 1239.905 1498.480 1241.085 ;
RECT 1497.300 1238.305 1498.480 1239.485 ;
RECT 1497.300 1236.705 1498.480 1237.885 ;
RECT 1497.300 1235.105 1498.480 1236.285 ;
RECT 1497.300 1233.505 1498.480 1234.685 ;
RECT 1573.600 1244.705 1574.780 1245.885 ;
RECT 1573.600 1243.105 1574.780 1244.285 ;
RECT 1573.600 1241.505 1574.780 1242.685 ;
RECT 1573.600 1239.905 1574.780 1241.085 ;
RECT 1573.600 1238.305 1574.780 1239.485 ;
RECT 1573.600 1236.705 1574.780 1237.885 ;
RECT 1573.600 1235.105 1574.780 1236.285 ;
RECT 1573.600 1233.505 1574.780 1234.685 ;
RECT 3335.560 1233.685 3347.940 1246.065 ;
RECT 3371.130 1233.590 3381.910 1245.970 ;
RECT 271.745 1101.795 276.125 1106.175 ;
RECT 31.120 1058.135 32.300 1059.315 ;
RECT 32.720 1058.135 33.900 1059.315 ;
RECT 31.150 1041.305 32.330 1042.485 ;
RECT 32.750 1041.305 33.930 1042.485 ;
RECT 31.155 1024.355 32.335 1025.535 ;
RECT 32.755 1024.355 33.935 1025.535 ;
LAYER met5 ;
RECT 30.440 4073.540 34.635 4073.700 ;
RECT 30.240 4071.940 42.910 4073.540 ;
RECT 30.440 4071.895 34.635 4071.940 ;
RECT 30.170 4056.640 34.645 4056.770 ;
RECT 30.170 4055.040 42.910 4056.640 ;
RECT 30.170 4055.030 34.645 4055.040 ;
RECT 30.425 4039.740 34.900 4039.850 ;
RECT 30.425 4038.140 43.070 4039.740 ;
RECT 30.425 4038.040 34.900 4038.140 ;
RECT 30.440 3857.540 34.635 3857.700 ;
RECT 30.240 3855.940 42.910 3857.540 ;
RECT 30.440 3855.895 34.635 3855.940 ;
RECT 30.170 3840.640 34.645 3840.770 ;
RECT 30.170 3839.040 42.910 3840.640 ;
RECT 30.170 3839.030 34.645 3839.040 ;
RECT 30.425 3823.740 34.900 3823.850 ;
RECT 30.425 3822.140 43.070 3823.740 ;
RECT 30.425 3822.040 34.900 3822.140 ;
Caravan top lvs (#67) * - update caravan configuration * change correct gpio_default blocks instance names * implement powerrouting work around * place spare logic blocks * keep the history of runs and sym link last/final one * - update caravan mag, def and gl views - add fake power routing cell in the rtl as a placeholder for openlane to prevent routing on that cell - fix some syntax errors in chip_io_alt - match simple_por lef pins with mag by regenerating it * Apply automatic changes to Manifest and README.rst * add caravan power routing lef * - update mag and def view of caravan - add_macro_placement for fake cell * Added back the power routing to Caravan, fixed DRC errors, ran LVS, corrected placement of isolated substrate regions, and replaced the signal routing for the analog lines. Be aware that merging with main may cause issues with the mgmt_protect.mag file and its subcells mprj2_logic_high.mag and mprj_logic_high.mag. It may be worth cherry-picking the files to merge and exclude those layouts. Co-authored-by: kareem <kareem.farid@efabless.com> Co-authored-by: kareefardi <kareefardi@users.noreply.github.com> Co-authored-by: Jeff DiCorpo <42048757+jeffdi@users.noreply.github.com>
2022-04-14 17:05:16 -05:00
RECT 30.440 3641.540 34.635 3641.700 ;
RECT 30.240 3639.940 42.910 3641.540 ;
RECT 30.440 3639.895 34.635 3639.940 ;
RECT 30.170 3624.640 34.645 3624.770 ;
RECT 30.170 3623.040 42.910 3624.640 ;
RECT 30.170 3623.030 34.645 3623.040 ;
RECT 30.425 3607.740 34.900 3607.850 ;
RECT 30.425 3606.140 43.070 3607.740 ;
RECT 30.425 3606.040 34.900 3606.140 ;
RECT 30.440 3425.540 34.635 3425.700 ;
RECT 30.240 3423.940 42.910 3425.540 ;
RECT 30.440 3423.895 34.635 3423.940 ;
RECT 30.170 3408.640 34.645 3408.770 ;
RECT 30.170 3407.040 42.910 3408.640 ;
RECT 30.170 3407.030 34.645 3407.040 ;
RECT 30.425 3391.740 34.900 3391.850 ;
RECT 30.425 3390.140 43.070 3391.740 ;
RECT 30.425 3390.040 34.900 3390.140 ;
RECT 30.440 3209.540 34.635 3209.700 ;
RECT 30.240 3207.940 42.910 3209.540 ;
RECT 30.440 3207.895 34.635 3207.940 ;
RECT 30.170 3192.640 34.645 3192.770 ;
RECT 30.170 3191.040 42.910 3192.640 ;
RECT 30.170 3191.030 34.645 3191.040 ;
RECT 30.425 3175.740 34.900 3175.850 ;
RECT 30.425 3174.140 43.070 3175.740 ;
RECT 30.425 3174.040 34.900 3174.140 ;
RECT 30.440 2993.540 34.635 2993.700 ;
RECT 30.240 2991.940 42.910 2993.540 ;
RECT 30.440 2991.895 34.635 2991.940 ;
RECT 30.170 2976.640 34.645 2976.770 ;
RECT 30.170 2975.040 42.910 2976.640 ;
RECT 30.170 2975.030 34.645 2975.040 ;
RECT 30.425 2959.740 34.900 2959.850 ;
RECT 30.425 2958.140 43.070 2959.740 ;
RECT 30.425 2958.040 34.900 2958.140 ;
RECT 30.440 2777.540 34.635 2777.700 ;
RECT 30.240 2775.940 42.910 2777.540 ;
RECT 30.440 2775.895 34.635 2775.940 ;
RECT 30.170 2760.640 34.645 2760.770 ;
RECT 30.170 2759.040 42.910 2760.640 ;
RECT 30.170 2759.030 34.645 2759.040 ;
RECT 30.425 2743.740 34.900 2743.850 ;
RECT 30.425 2742.140 43.070 2743.740 ;
RECT 30.425 2742.040 34.900 2742.140 ;
RECT 30.440 2139.540 34.635 2139.700 ;
RECT 30.240 2137.940 42.910 2139.540 ;
RECT 30.440 2137.895 34.635 2137.940 ;
RECT 30.170 2122.640 34.645 2122.770 ;
RECT 30.170 2121.040 42.910 2122.640 ;
RECT 30.170 2121.030 34.645 2121.040 ;
RECT 30.425 2105.740 34.900 2105.850 ;
RECT 30.425 2104.140 43.070 2105.740 ;
RECT 30.425 2104.040 34.900 2104.140 ;
RECT 30.440 1923.540 34.635 1923.700 ;
RECT 30.240 1921.940 42.910 1923.540 ;
RECT 30.440 1921.895 34.635 1921.940 ;
RECT 30.170 1906.640 34.645 1906.770 ;
RECT 30.170 1905.040 42.910 1906.640 ;
RECT 30.170 1905.030 34.645 1905.040 ;
RECT 30.425 1889.740 34.900 1889.850 ;
RECT 30.425 1888.140 43.070 1889.740 ;
RECT 30.425 1888.040 34.900 1888.140 ;
Caravan redesign (#321) * Fixed caravan top level power routing and updated views for mag, gds and lef * caravan(rtl): updates ~ typos fix - remove unused pin in chip_io_alt + add caravan_power_routing verilog * Apply automatic changes to Manifest and README.rst * ~ update caravan openlane configs to add extra cell references ~ correct placment and cell names of some macro in caravan interactive script * reharden: caravan + add non functional blocks + add an initial iteration of caravan * Apply automatic changes to Manifest and README.rst * Revert "Fixed caravan top level power routing and updated views for mag, gds and lef" This reverts commit 70628f748af35aaeae06829b05b2c28a49648fc2. * fixed caravan top level power routing * reharden: caravan based on new power routing ~ guard rtl chip_io power pins in the power macro guard * Apply automatic changes to Manifest and README.rst * fixed caravan top level power routing * rehadren: caravan + add caravan signal routing to openlane run ~ change rtl to guard power and analog against routing by openlane by ifndef TOP_ROUTING ~ add pr bounadry for caravan signal routing to fix origin issues * Apply automatic changes to Manifest and README.rst * fix power connection in buffering block and regenerate gl * Apply automatic changes to Manifest and README.rst * updated views for caravan * Added extract unique to lvs-gds-cell target. (#313) * This fixes errors in the top level RTL of caravan that failed to hook up the buffers through the SoC correctly. * Apply automatic changes to Manifest and README.rst * reharden: caravan ~ rtl updated * fixed caravan mag top level * updated views for caravan + signoff * fixed top level cell name * fix syntax error related to signal initialization place in caravan (#319) * fix syntax error related to signal initialization place in caravan- fixed in caravel in another commit * Apply automatic changes to Manifest and README.rst Co-authored-by: M0stafaRady <M0stafaRady@users.noreply.github.com> * Apply automatic changes to Manifest and README.rst Co-authored-by: Marwan Abbas <marwaneltoukhy@aucegypt.edu> Co-authored-by: kareem <kareem.farid@efabless.com> Co-authored-by: kareefardi <kareefardi@users.noreply.github.com> Co-authored-by: Mitch Bailey <d-m-bailey@users.noreply.github.com> Co-authored-by: Tim Edwards <tim@opencircuitdesign.com> Co-authored-by: RTimothyEdwards <RTimothyEdwards@users.noreply.github.com> Co-authored-by: Marwan Abbas <67271180+marwaneltoukhy@users.noreply.github.com> Co-authored-by: M0stafaRady <107422726+M0stafaRady@users.noreply.github.com> Co-authored-by: M0stafaRady <M0stafaRady@users.noreply.github.com> Co-authored-by: jeffdi <jeffdi@users.noreply.github.com>
2022-10-21 09:37:41 -05:00
RECT 30.440 1707.540 34.635 1707.700 ;
RECT 30.240 1705.940 42.910 1707.540 ;
RECT 30.440 1705.895 34.635 1705.940 ;
Caravan top lvs (#67) * - update caravan configuration * change correct gpio_default blocks instance names * implement powerrouting work around * place spare logic blocks * keep the history of runs and sym link last/final one * - update caravan mag, def and gl views - add fake power routing cell in the rtl as a placeholder for openlane to prevent routing on that cell - fix some syntax errors in chip_io_alt - match simple_por lef pins with mag by regenerating it * Apply automatic changes to Manifest and README.rst * add caravan power routing lef * - update mag and def view of caravan - add_macro_placement for fake cell * Added back the power routing to Caravan, fixed DRC errors, ran LVS, corrected placement of isolated substrate regions, and replaced the signal routing for the analog lines. Be aware that merging with main may cause issues with the mgmt_protect.mag file and its subcells mprj2_logic_high.mag and mprj_logic_high.mag. It may be worth cherry-picking the files to merge and exclude those layouts. Co-authored-by: kareem <kareem.farid@efabless.com> Co-authored-by: kareefardi <kareefardi@users.noreply.github.com> Co-authored-by: Jeff DiCorpo <42048757+jeffdi@users.noreply.github.com>
2022-04-14 17:05:16 -05:00
RECT 30.170 1690.640 34.645 1690.770 ;
RECT 30.170 1689.040 42.910 1690.640 ;
RECT 30.170 1689.030 34.645 1689.040 ;
RECT 30.425 1673.740 34.900 1673.850 ;
RECT 30.425 1672.140 43.070 1673.740 ;
RECT 30.425 1672.040 34.900 1672.140 ;
RECT 30.440 1491.540 34.635 1491.700 ;
RECT 30.240 1489.940 42.910 1491.540 ;
RECT 30.440 1489.895 34.635 1489.940 ;
RECT 30.170 1474.640 34.645 1474.770 ;
RECT 30.170 1473.040 42.910 1474.640 ;
RECT 30.170 1473.030 34.645 1473.040 ;
RECT 30.425 1457.740 34.900 1457.850 ;
RECT 30.425 1456.140 43.070 1457.740 ;
RECT 30.425 1456.040 34.900 1456.140 ;
RECT 30.440 1275.540 34.635 1275.700 ;
RECT 30.240 1273.940 42.910 1275.540 ;
RECT 30.440 1273.895 34.635 1273.940 ;
RECT 30.170 1258.640 34.645 1258.770 ;
RECT 30.170 1257.040 42.910 1258.640 ;
RECT 30.170 1257.030 34.645 1257.040 ;
Caravan redesign (#321) * Fixed caravan top level power routing and updated views for mag, gds and lef * caravan(rtl): updates ~ typos fix - remove unused pin in chip_io_alt + add caravan_power_routing verilog * Apply automatic changes to Manifest and README.rst * ~ update caravan openlane configs to add extra cell references ~ correct placment and cell names of some macro in caravan interactive script * reharden: caravan + add non functional blocks + add an initial iteration of caravan * Apply automatic changes to Manifest and README.rst * Revert "Fixed caravan top level power routing and updated views for mag, gds and lef" This reverts commit 70628f748af35aaeae06829b05b2c28a49648fc2. * fixed caravan top level power routing * reharden: caravan based on new power routing ~ guard rtl chip_io power pins in the power macro guard * Apply automatic changes to Manifest and README.rst * fixed caravan top level power routing * rehadren: caravan + add caravan signal routing to openlane run ~ change rtl to guard power and analog against routing by openlane by ifndef TOP_ROUTING ~ add pr bounadry for caravan signal routing to fix origin issues * Apply automatic changes to Manifest and README.rst * fix power connection in buffering block and regenerate gl * Apply automatic changes to Manifest and README.rst * updated views for caravan * Added extract unique to lvs-gds-cell target. (#313) * This fixes errors in the top level RTL of caravan that failed to hook up the buffers through the SoC correctly. * Apply automatic changes to Manifest and README.rst * reharden: caravan ~ rtl updated * fixed caravan mag top level * updated views for caravan + signoff * fixed top level cell name * fix syntax error related to signal initialization place in caravan (#319) * fix syntax error related to signal initialization place in caravan- fixed in caravel in another commit * Apply automatic changes to Manifest and README.rst Co-authored-by: M0stafaRady <M0stafaRady@users.noreply.github.com> * Apply automatic changes to Manifest and README.rst Co-authored-by: Marwan Abbas <marwaneltoukhy@aucegypt.edu> Co-authored-by: kareem <kareem.farid@efabless.com> Co-authored-by: kareefardi <kareefardi@users.noreply.github.com> Co-authored-by: Mitch Bailey <d-m-bailey@users.noreply.github.com> Co-authored-by: Tim Edwards <tim@opencircuitdesign.com> Co-authored-by: RTimothyEdwards <RTimothyEdwards@users.noreply.github.com> Co-authored-by: Marwan Abbas <67271180+marwaneltoukhy@users.noreply.github.com> Co-authored-by: M0stafaRady <107422726+M0stafaRady@users.noreply.github.com> Co-authored-by: M0stafaRady <M0stafaRady@users.noreply.github.com> Co-authored-by: jeffdi <jeffdi@users.noreply.github.com>
2022-10-21 09:37:41 -05:00
RECT 270.990 1247.330 276.990 4121.450 ;
Caravan top lvs (#67) * - update caravan configuration * change correct gpio_default blocks instance names * implement powerrouting work around * place spare logic blocks * keep the history of runs and sym link last/final one * - update caravan mag, def and gl views - add fake power routing cell in the rtl as a placeholder for openlane to prevent routing on that cell - fix some syntax errors in chip_io_alt - match simple_por lef pins with mag by regenerating it * Apply automatic changes to Manifest and README.rst * add caravan power routing lef * - update mag and def view of caravan - add_macro_placement for fake cell * Added back the power routing to Caravan, fixed DRC errors, ran LVS, corrected placement of isolated substrate regions, and replaced the signal routing for the analog lines. Be aware that merging with main may cause issues with the mgmt_protect.mag file and its subcells mprj2_logic_high.mag and mprj_logic_high.mag. It may be worth cherry-picking the files to merge and exclude those layouts. Co-authored-by: kareem <kareem.farid@efabless.com> Co-authored-by: kareefardi <kareefardi@users.noreply.github.com> Co-authored-by: Jeff DiCorpo <42048757+jeffdi@users.noreply.github.com>
2022-04-14 17:05:16 -05:00
RECT 30.425 1241.740 34.900 1241.850 ;
RECT 30.425 1240.140 43.070 1241.740 ;
RECT 30.425 1240.040 34.900 1240.140 ;
Caravan redesign (#321) * Fixed caravan top level power routing and updated views for mag, gds and lef * caravan(rtl): updates ~ typos fix - remove unused pin in chip_io_alt + add caravan_power_routing verilog * Apply automatic changes to Manifest and README.rst * ~ update caravan openlane configs to add extra cell references ~ correct placment and cell names of some macro in caravan interactive script * reharden: caravan + add non functional blocks + add an initial iteration of caravan * Apply automatic changes to Manifest and README.rst * Revert "Fixed caravan top level power routing and updated views for mag, gds and lef" This reverts commit 70628f748af35aaeae06829b05b2c28a49648fc2. * fixed caravan top level power routing * reharden: caravan based on new power routing ~ guard rtl chip_io power pins in the power macro guard * Apply automatic changes to Manifest and README.rst * fixed caravan top level power routing * rehadren: caravan + add caravan signal routing to openlane run ~ change rtl to guard power and analog against routing by openlane by ifndef TOP_ROUTING ~ add pr bounadry for caravan signal routing to fix origin issues * Apply automatic changes to Manifest and README.rst * fix power connection in buffering block and regenerate gl * Apply automatic changes to Manifest and README.rst * updated views for caravan * Added extract unique to lvs-gds-cell target. (#313) * This fixes errors in the top level RTL of caravan that failed to hook up the buffers through the SoC correctly. * Apply automatic changes to Manifest and README.rst * reharden: caravan ~ rtl updated * fixed caravan mag top level * updated views for caravan + signoff * fixed top level cell name * fix syntax error related to signal initialization place in caravan (#319) * fix syntax error related to signal initialization place in caravan- fixed in caravel in another commit * Apply automatic changes to Manifest and README.rst Co-authored-by: M0stafaRady <M0stafaRady@users.noreply.github.com> * Apply automatic changes to Manifest and README.rst Co-authored-by: Marwan Abbas <marwaneltoukhy@aucegypt.edu> Co-authored-by: kareem <kareem.farid@efabless.com> Co-authored-by: kareefardi <kareefardi@users.noreply.github.com> Co-authored-by: Mitch Bailey <d-m-bailey@users.noreply.github.com> Co-authored-by: Tim Edwards <tim@opencircuitdesign.com> Co-authored-by: RTimothyEdwards <RTimothyEdwards@users.noreply.github.com> Co-authored-by: Marwan Abbas <67271180+marwaneltoukhy@users.noreply.github.com> Co-authored-by: M0stafaRady <107422726+M0stafaRady@users.noreply.github.com> Co-authored-by: M0stafaRady <M0stafaRady@users.noreply.github.com> Co-authored-by: jeffdi <jeffdi@users.noreply.github.com>
2022-10-21 09:37:41 -05:00
RECT 270.990 1232.330 3349.450 1247.330 ;
RECT 3370.780 1233.080 3382.260 1246.480 ;
RECT 270.990 1096.710 276.990 1232.330 ;
Caravan top lvs (#67) * - update caravan configuration * change correct gpio_default blocks instance names * implement powerrouting work around * place spare logic blocks * keep the history of runs and sym link last/final one * - update caravan mag, def and gl views - add fake power routing cell in the rtl as a placeholder for openlane to prevent routing on that cell - fix some syntax errors in chip_io_alt - match simple_por lef pins with mag by regenerating it * Apply automatic changes to Manifest and README.rst * add caravan power routing lef * - update mag and def view of caravan - add_macro_placement for fake cell * Added back the power routing to Caravan, fixed DRC errors, ran LVS, corrected placement of isolated substrate regions, and replaced the signal routing for the analog lines. Be aware that merging with main may cause issues with the mgmt_protect.mag file and its subcells mprj2_logic_high.mag and mprj_logic_high.mag. It may be worth cherry-picking the files to merge and exclude those layouts. Co-authored-by: kareem <kareem.farid@efabless.com> Co-authored-by: kareefardi <kareefardi@users.noreply.github.com> Co-authored-by: Jeff DiCorpo <42048757+jeffdi@users.noreply.github.com>
2022-04-14 17:05:16 -05:00
RECT 30.440 1059.540 34.635 1059.700 ;
RECT 30.240 1057.940 42.910 1059.540 ;
RECT 30.440 1057.895 34.635 1057.940 ;
Caravan redesign (#321) * Fixed caravan top level power routing and updated views for mag, gds and lef * caravan(rtl): updates ~ typos fix - remove unused pin in chip_io_alt + add caravan_power_routing verilog * Apply automatic changes to Manifest and README.rst * ~ update caravan openlane configs to add extra cell references ~ correct placment and cell names of some macro in caravan interactive script * reharden: caravan + add non functional blocks + add an initial iteration of caravan * Apply automatic changes to Manifest and README.rst * Revert "Fixed caravan top level power routing and updated views for mag, gds and lef" This reverts commit 70628f748af35aaeae06829b05b2c28a49648fc2. * fixed caravan top level power routing * reharden: caravan based on new power routing ~ guard rtl chip_io power pins in the power macro guard * Apply automatic changes to Manifest and README.rst * fixed caravan top level power routing * rehadren: caravan + add caravan signal routing to openlane run ~ change rtl to guard power and analog against routing by openlane by ifndef TOP_ROUTING ~ add pr bounadry for caravan signal routing to fix origin issues * Apply automatic changes to Manifest and README.rst * fix power connection in buffering block and regenerate gl * Apply automatic changes to Manifest and README.rst * updated views for caravan * Added extract unique to lvs-gds-cell target. (#313) * This fixes errors in the top level RTL of caravan that failed to hook up the buffers through the SoC correctly. * Apply automatic changes to Manifest and README.rst * reharden: caravan ~ rtl updated * fixed caravan mag top level * updated views for caravan + signoff * fixed top level cell name * fix syntax error related to signal initialization place in caravan (#319) * fix syntax error related to signal initialization place in caravan- fixed in caravel in another commit * Apply automatic changes to Manifest and README.rst Co-authored-by: M0stafaRady <M0stafaRady@users.noreply.github.com> * Apply automatic changes to Manifest and README.rst Co-authored-by: Marwan Abbas <marwaneltoukhy@aucegypt.edu> Co-authored-by: kareem <kareem.farid@efabless.com> Co-authored-by: kareefardi <kareefardi@users.noreply.github.com> Co-authored-by: Mitch Bailey <d-m-bailey@users.noreply.github.com> Co-authored-by: Tim Edwards <tim@opencircuitdesign.com> Co-authored-by: RTimothyEdwards <RTimothyEdwards@users.noreply.github.com> Co-authored-by: Marwan Abbas <67271180+marwaneltoukhy@users.noreply.github.com> Co-authored-by: M0stafaRady <107422726+M0stafaRady@users.noreply.github.com> Co-authored-by: M0stafaRady <M0stafaRady@users.noreply.github.com> Co-authored-by: jeffdi <jeffdi@users.noreply.github.com>
2022-10-21 09:37:41 -05:00
RECT 30.170 1042.640 34.645 1042.770 ;
RECT 30.170 1041.040 42.910 1042.640 ;
RECT 30.170 1041.030 34.645 1041.040 ;
RECT 30.425 1025.740 34.900 1025.850 ;
RECT 30.425 1024.140 43.070 1025.740 ;
RECT 30.425 1024.040 34.900 1024.140 ;
END
END vccd1_core
PIN vssa1_core
PORT
LAYER met3 ;
RECT 2878.500 4975.160 2902.395 4988.390 ;
RECT 2928.390 4975.160 2952.290 4988.390 ;
RECT 2878.810 4974.420 2901.920 4975.160 ;
RECT 2928.790 4974.490 2951.900 4975.160 ;
RECT 3319.570 2128.740 3388.560 2152.505 ;
RECT 3319.570 2127.810 3335.550 2128.740 ;
RECT 3319.570 2078.710 3388.560 2102.610 ;
LAYER via3 ;
RECT 2879.005 4974.535 2901.725 4986.455 ;
RECT 2928.985 4974.605 2951.705 4986.525 ;
RECT 3320.725 2128.425 3332.645 2151.945 ;
RECT 3320.640 2079.435 3332.560 2102.155 ;
LAYER met4 ;
RECT 2878.400 4974.020 2902.390 4987.310 ;
RECT 2928.350 4974.020 2952.340 4987.310 ;
RECT 3320.040 2127.860 3333.060 2152.450 ;
RECT 3320.090 2078.800 3333.170 2102.620 ;
RECT 1953.860 1332.370 1957.790 1347.350 ;
RECT 2029.110 1332.370 2033.040 1347.350 ;
RECT 1956.870 1311.040 1957.770 1332.370 ;
RECT 2032.120 1311.040 2033.020 1332.370 ;
LAYER via4 ;
RECT 2879.375 4975.105 2901.355 4985.885 ;
RECT 2929.355 4975.175 2951.335 4985.955 ;
RECT 3321.295 2129.195 3332.075 2151.175 ;
RECT 3321.210 2079.805 3331.990 2101.785 ;
RECT 1954.455 1332.825 1957.235 1346.805 ;
RECT 2029.705 1332.825 2032.485 1346.805 ;
LAYER met5 ;
RECT 2878.200 4973.980 3333.100 4986.980 ;
Caravan top lvs (#67) * - update caravan configuration * change correct gpio_default blocks instance names * implement powerrouting work around * place spare logic blocks * keep the history of runs and sym link last/final one * - update caravan mag, def and gl views - add fake power routing cell in the rtl as a placeholder for openlane to prevent routing on that cell - fix some syntax errors in chip_io_alt - match simple_por lef pins with mag by regenerating it * Apply automatic changes to Manifest and README.rst * add caravan power routing lef * - update mag and def view of caravan - add_macro_placement for fake cell * Added back the power routing to Caravan, fixed DRC errors, ran LVS, corrected placement of isolated substrate regions, and replaced the signal routing for the analog lines. Be aware that merging with main may cause issues with the mgmt_protect.mag file and its subcells mprj2_logic_high.mag and mprj_logic_high.mag. It may be worth cherry-picking the files to merge and exclude those layouts. Co-authored-by: kareem <kareem.farid@efabless.com> Co-authored-by: kareefardi <kareefardi@users.noreply.github.com> Co-authored-by: Jeff DiCorpo <42048757+jeffdi@users.noreply.github.com>
2022-04-14 17:05:16 -05:00
RECT 3320.100 1347.330 3333.100 4973.980 ;
Caravan redesign (#321) * Fixed caravan top level power routing and updated views for mag, gds and lef * caravan(rtl): updates ~ typos fix - remove unused pin in chip_io_alt + add caravan_power_routing verilog * Apply automatic changes to Manifest and README.rst * ~ update caravan openlane configs to add extra cell references ~ correct placment and cell names of some macro in caravan interactive script * reharden: caravan + add non functional blocks + add an initial iteration of caravan * Apply automatic changes to Manifest and README.rst * Revert "Fixed caravan top level power routing and updated views for mag, gds and lef" This reverts commit 70628f748af35aaeae06829b05b2c28a49648fc2. * fixed caravan top level power routing * reharden: caravan based on new power routing ~ guard rtl chip_io power pins in the power macro guard * Apply automatic changes to Manifest and README.rst * fixed caravan top level power routing * rehadren: caravan + add caravan signal routing to openlane run ~ change rtl to guard power and analog against routing by openlane by ifndef TOP_ROUTING ~ add pr bounadry for caravan signal routing to fix origin issues * Apply automatic changes to Manifest and README.rst * fix power connection in buffering block and regenerate gl * Apply automatic changes to Manifest and README.rst * updated views for caravan * Added extract unique to lvs-gds-cell target. (#313) * This fixes errors in the top level RTL of caravan that failed to hook up the buffers through the SoC correctly. * Apply automatic changes to Manifest and README.rst * reharden: caravan ~ rtl updated * fixed caravan mag top level * updated views for caravan + signoff * fixed top level cell name * fix syntax error related to signal initialization place in caravan (#319) * fix syntax error related to signal initialization place in caravan- fixed in caravel in another commit * Apply automatic changes to Manifest and README.rst Co-authored-by: M0stafaRady <M0stafaRady@users.noreply.github.com> * Apply automatic changes to Manifest and README.rst Co-authored-by: Marwan Abbas <marwaneltoukhy@aucegypt.edu> Co-authored-by: kareem <kareem.farid@efabless.com> Co-authored-by: kareefardi <kareefardi@users.noreply.github.com> Co-authored-by: Mitch Bailey <d-m-bailey@users.noreply.github.com> Co-authored-by: Tim Edwards <tim@opencircuitdesign.com> Co-authored-by: RTimothyEdwards <RTimothyEdwards@users.noreply.github.com> Co-authored-by: Marwan Abbas <67271180+marwaneltoukhy@users.noreply.github.com> Co-authored-by: M0stafaRady <107422726+M0stafaRady@users.noreply.github.com> Co-authored-by: M0stafaRady <M0stafaRady@users.noreply.github.com> Co-authored-by: jeffdi <jeffdi@users.noreply.github.com>
2022-10-21 09:37:41 -05:00
RECT 291.110 1332.330 3333.100 1347.330 ;
END
END vssa1_core
PIN vdda1_core
PORT
LAYER met3 ;
RECT 3335.860 4142.605 3389.090 4166.505 ;
RECT 3335.860 4092.710 3389.090 4116.610 ;
RECT 3335.310 2569.605 3388.500 2593.505 ;
RECT 3335.310 2519.710 3388.500 2543.610 ;
LAYER via3 ;
RECT 3336.580 4143.230 3348.500 4165.950 ;
RECT 3336.510 4093.260 3348.430 4115.980 ;
RECT 3336.845 2570.435 3348.365 2592.755 ;
RECT 3336.915 2520.485 3348.435 2542.805 ;
LAYER met4 ;
RECT 3336.010 4142.600 3349.010 4166.550 ;
RECT 3336.070 4092.730 3349.070 4116.680 ;
RECT 3336.030 2569.600 3349.070 2593.480 ;
RECT 3336.090 2519.750 3349.130 2543.630 ;
RECT 1919.970 1327.310 1920.870 1327.380 ;
RECT 1995.220 1327.310 1996.120 1327.380 ;
RECT 1916.830 1314.270 1920.870 1327.310 ;
RECT 1992.080 1314.270 1996.120 1327.310 ;
RECT 1919.970 1311.220 1920.870 1314.270 ;
RECT 1995.220 1311.220 1996.120 1314.270 ;
LAYER via4 ;
RECT 3337.150 4143.600 3347.930 4165.580 ;
RECT 3337.080 4093.630 3347.860 4115.610 ;
RECT 3337.215 2570.605 3347.995 2592.585 ;
RECT 3337.285 2520.655 3348.065 2542.635 ;
RECT 1917.435 1315.260 1920.215 1326.040 ;
RECT 1992.685 1315.260 1995.465 1326.040 ;
LAYER met5 ;
RECT 3336.100 1327.330 3349.100 4167.370 ;
RECT 291.110 1312.330 3349.100 1327.330 ;
END
END vdda1_core
OBS
LAYER met2 ;
RECT 2208.095 203.885 2209.960 211.885 ;
RECT 2208.015 202.820 2210.045 203.885 ;
LAYER via2 ;
RECT 2208.285 203.020 2209.765 203.700 ;
LAYER met3 ;
RECT 3376.330 4511.910 3559.020 4517.910 ;
RECT 3358.050 4503.910 3552.950 4509.910 ;
RECT 3429.570 4495.500 3499.990 4501.500 ;
RECT 3396.620 4487.500 3494.020 4493.500 ;
RECT 89.140 4098.500 158.310 4104.500 ;
RECT 95.110 4090.500 191.260 4096.500 ;
RECT 89.140 3882.500 158.310 3888.500 ;
RECT 95.110 3874.500 191.260 3880.500 ;
RECT 89.140 3666.500 158.310 3672.500 ;
RECT 95.110 3658.500 191.260 3664.500 ;
RECT 3386.595 3622.445 3434.235 3624.310 ;
RECT 3385.695 3616.470 3401.535 3618.320 ;
RECT 3376.380 3608.910 3559.070 3614.910 ;
RECT 3358.100 3600.910 3553.000 3606.910 ;
RECT 3429.620 3592.500 3500.040 3598.500 ;
RECT 3396.670 3584.500 3494.070 3590.500 ;
RECT 89.140 3450.500 158.310 3456.500 ;
RECT 95.110 3442.500 191.260 3448.500 ;
RECT 3376.380 3382.910 3559.070 3388.910 ;
RECT 3358.100 3374.910 3553.000 3380.910 ;
RECT 3429.620 3366.500 3500.040 3372.500 ;
RECT 3396.670 3358.500 3494.070 3364.500 ;
RECT 89.140 3234.500 158.310 3240.500 ;
RECT 95.110 3226.500 191.260 3232.500 ;
RECT 3376.380 3157.910 3559.070 3163.910 ;
RECT 3358.100 3149.910 3553.000 3155.910 ;
RECT 3429.620 3141.500 3500.040 3147.500 ;
RECT 3396.670 3133.500 3494.070 3139.500 ;
RECT 153.865 3024.500 202.150 3024.870 ;
RECT 89.140 3023.005 202.150 3024.500 ;
RECT 89.140 3018.500 158.310 3023.005 ;
RECT 188.000 3017.035 201.990 3018.885 ;
RECT 188.000 3016.500 191.260 3017.035 ;
RECT 95.110 3010.500 191.260 3016.500 ;
RECT 3376.380 2931.910 3559.070 2937.910 ;
RECT 3358.100 2923.910 3553.000 2929.910 ;
RECT 3429.620 2915.500 3500.040 2921.500 ;
RECT 3396.670 2907.500 3494.070 2913.500 ;
RECT 89.140 2802.500 158.310 2808.500 ;
RECT 95.110 2794.500 191.260 2800.500 ;
RECT 3376.380 2706.910 3559.070 2712.910 ;
RECT 3358.100 2698.910 3553.000 2704.910 ;
RECT 3429.620 2690.500 3500.040 2696.500 ;
RECT 3396.670 2682.500 3494.070 2688.500 ;
RECT 3376.380 2486.910 3559.070 2492.910 ;
RECT 3358.100 2478.910 3553.000 2484.910 ;
RECT 3429.620 2470.500 3500.040 2476.500 ;
RECT 3396.670 2462.500 3494.070 2468.500 ;
RECT 3386.595 2240.440 3434.235 2242.305 ;
RECT 3385.695 2234.465 3401.535 2236.315 ;
RECT 89.140 2164.500 158.310 2170.500 ;
RECT 95.110 2156.500 191.260 2162.500 ;
RECT 3376.380 2045.910 3559.070 2051.910 ;
RECT 3358.100 2037.910 3553.000 2043.910 ;
RECT 3429.620 2029.500 3500.040 2035.500 ;
RECT 3396.670 2021.500 3494.070 2027.500 ;
RECT 89.140 1948.500 158.310 1954.500 ;
RECT 95.110 1940.500 191.260 1946.500 ;
RECT 3376.380 1819.910 3559.070 1825.910 ;
RECT 3358.100 1811.910 3553.000 1817.910 ;
RECT 3429.620 1803.500 3500.040 1809.500 ;
RECT 3396.670 1795.500 3494.070 1801.500 ;
RECT 89.140 1736.615 158.310 1738.500 ;
RECT 89.140 1734.750 202.545 1736.615 ;
RECT 89.140 1732.500 158.310 1734.750 ;
RECT 186.465 1730.500 203.595 1730.630 ;
RECT 95.110 1728.780 203.595 1730.500 ;
RECT 95.110 1724.500 191.260 1728.780 ;
RECT 3376.380 1594.910 3559.070 1600.910 ;
RECT 3358.100 1586.910 3553.000 1592.910 ;
RECT 3429.620 1578.500 3500.040 1584.500 ;
RECT 3396.670 1570.500 3494.070 1576.500 ;
RECT 89.140 1516.500 158.310 1522.500 ;
RECT 95.110 1508.500 191.260 1514.500 ;
RECT 3376.380 1369.910 3559.070 1375.910 ;
RECT 3358.100 1361.910 3553.000 1367.910 ;
RECT 3429.620 1353.500 3500.040 1359.500 ;
RECT 3396.670 1345.500 3494.070 1351.500 ;
RECT 89.140 1300.500 158.310 1306.500 ;
RECT 95.110 1292.500 191.260 1298.500 ;
RECT 3376.380 1143.910 3559.070 1149.910 ;
RECT 3358.100 1135.910 3553.000 1141.910 ;
RECT 3429.620 1127.500 3500.040 1133.500 ;
RECT 3396.670 1119.500 3494.070 1125.500 ;
RECT 89.140 1084.500 158.310 1090.500 ;
RECT 95.110 1076.500 191.260 1082.500 ;
RECT 3376.380 918.910 3559.070 924.910 ;
RECT 3358.100 910.910 3553.000 916.910 ;
RECT 3429.620 902.500 3500.040 908.500 ;
RECT 3396.670 894.500 3494.070 900.500 ;
RECT 3376.380 692.910 3559.070 698.910 ;
RECT 3358.100 684.910 3553.000 690.910 ;
RECT 3429.620 676.500 3500.040 682.500 ;
RECT 3396.670 668.500 3494.070 674.500 ;
RECT 730.965 209.380 732.815 211.400 ;
RECT 736.940 209.835 746.570 210.455 ;
RECT 2202.265 209.980 2202.585 210.300 ;
RECT 2202.665 209.980 2202.985 210.300 ;
RECT 2203.065 209.980 2203.385 210.300 ;
RECT 2203.465 209.980 2203.785 210.300 ;
RECT 643.050 169.500 647.340 208.000 ;
RECT 730.965 207.390 740.895 209.380 ;
RECT 650.710 175.570 655.000 204.610 ;
RECT 738.975 186.505 740.900 203.515 ;
RECT 2130.090 154.030 2131.995 203.810 ;
RECT 2135.095 186.700 2137.000 205.790 ;
RECT 2208.015 202.820 2210.045 203.885 ;
RECT 2281.685 186.700 2283.590 203.810 ;
RECT 2286.695 154.030 2288.600 203.810 ;
RECT 3209.770 169.600 3218.470 220.130 ;
RECT 3267.310 179.040 3284.550 225.780 ;
LAYER via3 ;
RECT 3377.135 4512.425 3382.255 4517.545 ;
RECT 3555.060 4512.145 3558.180 4517.665 ;
RECT 3358.605 4504.335 3363.725 4509.455 ;
RECT 3549.070 4504.165 3552.190 4509.685 ;
RECT 3430.135 4495.905 3433.655 4501.025 ;
RECT 3496.065 4495.750 3499.585 4501.270 ;
RECT 3397.425 4488.050 3400.945 4493.170 ;
RECT 3490.045 4487.760 3493.565 4493.280 ;
RECT 89.545 4098.750 93.065 4104.270 ;
RECT 154.225 4098.905 157.745 4104.025 ;
RECT 95.565 4090.760 99.085 4096.280 ;
RECT 186.935 4091.050 190.455 4096.170 ;
RECT 89.545 3882.750 93.065 3888.270 ;
RECT 154.225 3882.905 157.745 3888.025 ;
RECT 95.565 3874.760 99.085 3880.280 ;
RECT 186.935 3875.050 190.455 3880.170 ;
RECT 89.545 3666.750 93.065 3672.270 ;
RECT 154.225 3666.905 157.745 3672.025 ;
RECT 95.565 3658.760 99.085 3664.280 ;
RECT 186.935 3659.050 190.455 3664.170 ;
RECT 3429.885 3622.840 3433.405 3623.960 ;
RECT 3397.435 3616.860 3400.955 3617.980 ;
RECT 3377.185 3609.425 3382.305 3614.545 ;
RECT 3555.110 3609.145 3558.230 3614.665 ;
RECT 3358.655 3601.335 3363.775 3606.455 ;
RECT 3549.120 3601.165 3552.240 3606.685 ;
RECT 3430.185 3592.905 3433.705 3598.025 ;
RECT 3496.115 3592.750 3499.635 3598.270 ;
RECT 3397.475 3585.050 3400.995 3590.170 ;
RECT 3490.095 3584.760 3493.615 3590.280 ;
RECT 89.545 3450.750 93.065 3456.270 ;
RECT 154.225 3450.905 157.745 3456.025 ;
RECT 95.565 3442.760 99.085 3448.280 ;
RECT 186.935 3443.050 190.455 3448.170 ;
RECT 3377.185 3383.425 3382.305 3388.545 ;
RECT 3555.110 3383.145 3558.230 3388.665 ;
RECT 3358.655 3375.335 3363.775 3380.455 ;
RECT 3549.120 3375.165 3552.240 3380.685 ;
RECT 3430.185 3366.905 3433.705 3372.025 ;
RECT 3496.115 3366.750 3499.635 3372.270 ;
RECT 3397.475 3359.050 3400.995 3364.170 ;
RECT 3490.095 3358.760 3493.615 3364.280 ;
RECT 89.545 3234.750 93.065 3240.270 ;
RECT 154.225 3234.905 157.745 3240.025 ;
RECT 95.565 3226.760 99.085 3232.280 ;
RECT 186.935 3227.050 190.455 3232.170 ;
RECT 3377.185 3158.425 3382.305 3163.545 ;
RECT 3555.110 3158.145 3558.230 3163.665 ;
RECT 3358.655 3150.335 3363.775 3155.455 ;
RECT 3549.120 3150.165 3552.240 3155.685 ;
RECT 3430.185 3141.905 3433.705 3147.025 ;
RECT 3496.115 3141.750 3499.635 3147.270 ;
RECT 3397.475 3134.050 3400.995 3139.170 ;
RECT 3490.095 3133.760 3493.615 3139.280 ;
RECT 89.545 3018.750 93.065 3024.270 ;
RECT 154.225 3018.905 157.745 3024.025 ;
RECT 95.565 3010.760 99.085 3016.280 ;
RECT 186.935 3011.050 190.455 3016.170 ;
RECT 3377.185 2932.425 3382.305 2937.545 ;
RECT 3555.110 2932.145 3558.230 2937.665 ;
RECT 3358.655 2924.335 3363.775 2929.455 ;
RECT 3549.120 2924.165 3552.240 2929.685 ;
RECT 3430.185 2915.905 3433.705 2921.025 ;
RECT 3496.115 2915.750 3499.635 2921.270 ;
RECT 3397.475 2908.050 3400.995 2913.170 ;
RECT 3490.095 2907.760 3493.615 2913.280 ;
RECT 89.545 2802.750 93.065 2808.270 ;
RECT 154.225 2802.905 157.745 2808.025 ;
RECT 95.565 2794.760 99.085 2800.280 ;
RECT 186.935 2795.050 190.455 2800.170 ;
RECT 3377.185 2707.425 3382.305 2712.545 ;
RECT 3555.110 2707.145 3558.230 2712.665 ;
RECT 3358.655 2699.335 3363.775 2704.455 ;
RECT 3549.120 2699.165 3552.240 2704.685 ;
RECT 3430.185 2690.905 3433.705 2696.025 ;
RECT 3496.115 2690.750 3499.635 2696.270 ;
RECT 3397.475 2683.050 3400.995 2688.170 ;
RECT 3490.095 2682.760 3493.615 2688.280 ;
RECT 3377.185 2487.425 3382.305 2492.545 ;
RECT 3555.110 2487.145 3558.230 2492.665 ;
RECT 3358.655 2479.335 3363.775 2484.455 ;
RECT 3549.120 2479.165 3552.240 2484.685 ;
RECT 3430.185 2470.905 3433.705 2476.025 ;
RECT 3496.115 2470.750 3499.635 2476.270 ;
RECT 3397.475 2463.050 3400.995 2468.170 ;
RECT 3490.095 2462.760 3493.615 2468.280 ;
RECT 3429.885 2240.835 3433.405 2241.955 ;
RECT 3397.435 2234.855 3400.955 2235.975 ;
RECT 89.545 2164.750 93.065 2170.270 ;
RECT 154.225 2164.905 157.745 2170.025 ;
RECT 95.565 2156.760 99.085 2162.280 ;
RECT 186.935 2157.050 190.455 2162.170 ;
RECT 3377.185 2046.425 3382.305 2051.545 ;
RECT 3555.110 2046.145 3558.230 2051.665 ;
RECT 3358.655 2038.335 3363.775 2043.455 ;
RECT 3549.120 2038.165 3552.240 2043.685 ;
RECT 3430.185 2029.905 3433.705 2035.025 ;
RECT 3496.115 2029.750 3499.635 2035.270 ;
RECT 3397.475 2022.050 3400.995 2027.170 ;
RECT 3490.095 2021.760 3493.615 2027.280 ;
RECT 89.545 1948.750 93.065 1954.270 ;
RECT 154.225 1948.905 157.745 1954.025 ;
RECT 95.565 1940.760 99.085 1946.280 ;
RECT 186.935 1941.050 190.455 1946.170 ;
RECT 3377.185 1820.425 3382.305 1825.545 ;
RECT 3555.110 1820.145 3558.230 1825.665 ;
RECT 3358.655 1812.335 3363.775 1817.455 ;
RECT 3549.120 1812.165 3552.240 1817.685 ;
RECT 3430.185 1803.905 3433.705 1809.025 ;
RECT 3496.115 1803.750 3499.635 1809.270 ;
RECT 3397.475 1796.050 3400.995 1801.170 ;
RECT 3490.095 1795.760 3493.615 1801.280 ;
RECT 89.545 1732.750 93.065 1738.270 ;
RECT 154.225 1732.905 157.745 1738.025 ;
RECT 95.565 1724.760 99.085 1730.280 ;
RECT 186.935 1725.050 190.455 1730.170 ;
RECT 3377.185 1595.425 3382.305 1600.545 ;
RECT 3555.110 1595.145 3558.230 1600.665 ;
RECT 3358.655 1587.335 3363.775 1592.455 ;
RECT 3549.120 1587.165 3552.240 1592.685 ;
RECT 3430.185 1578.905 3433.705 1584.025 ;
RECT 3496.115 1578.750 3499.635 1584.270 ;
RECT 3397.475 1571.050 3400.995 1576.170 ;
RECT 3490.095 1570.760 3493.615 1576.280 ;
RECT 89.545 1516.750 93.065 1522.270 ;
RECT 154.225 1516.905 157.745 1522.025 ;
RECT 95.565 1508.760 99.085 1514.280 ;
RECT 186.935 1509.050 190.455 1514.170 ;
RECT 3377.185 1370.425 3382.305 1375.545 ;
RECT 3555.110 1370.145 3558.230 1375.665 ;
RECT 3358.655 1362.335 3363.775 1367.455 ;
RECT 3549.120 1362.165 3552.240 1367.685 ;
RECT 3430.185 1353.905 3433.705 1359.025 ;
RECT 3496.115 1353.750 3499.635 1359.270 ;
RECT 3397.475 1346.050 3400.995 1351.170 ;
RECT 3490.095 1345.760 3493.615 1351.280 ;
RECT 89.545 1300.750 93.065 1306.270 ;
RECT 154.225 1300.905 157.745 1306.025 ;
RECT 95.565 1292.760 99.085 1298.280 ;
RECT 186.935 1293.050 190.455 1298.170 ;
RECT 3377.185 1144.425 3382.305 1149.545 ;
RECT 3555.110 1144.145 3558.230 1149.665 ;
RECT 3358.655 1136.335 3363.775 1141.455 ;
RECT 3549.120 1136.165 3552.240 1141.685 ;
RECT 3430.185 1127.905 3433.705 1133.025 ;
RECT 3496.115 1127.750 3499.635 1133.270 ;
RECT 3397.475 1120.050 3400.995 1125.170 ;
RECT 3490.095 1119.760 3493.615 1125.280 ;
RECT 89.545 1084.750 93.065 1090.270 ;
RECT 154.225 1084.905 157.745 1090.025 ;
RECT 95.565 1076.760 99.085 1082.280 ;
RECT 186.935 1077.050 190.455 1082.170 ;
RECT 3377.185 919.425 3382.305 924.545 ;
RECT 3555.110 919.145 3558.230 924.665 ;
RECT 3358.655 911.335 3363.775 916.455 ;
RECT 3549.120 911.165 3552.240 916.685 ;
RECT 3430.185 902.905 3433.705 908.025 ;
RECT 3496.115 902.750 3499.635 908.270 ;
RECT 3397.475 895.050 3400.995 900.170 ;
RECT 3490.095 894.760 3493.615 900.280 ;
RECT 3377.185 693.425 3382.305 698.545 ;
RECT 3555.110 693.145 3558.230 698.665 ;
RECT 3358.655 685.335 3363.775 690.455 ;
RECT 3549.120 685.165 3552.240 690.685 ;
RECT 3430.185 676.905 3433.705 682.025 ;
RECT 3496.115 676.750 3499.635 682.270 ;
RECT 3397.475 669.050 3400.995 674.170 ;
RECT 3490.095 668.760 3493.615 674.280 ;
RECT 3209.975 211.105 3218.295 219.825 ;
RECT 745.760 210.055 746.080 210.375 ;
RECT 746.160 210.055 746.480 210.375 ;
RECT 643.235 206.790 647.155 207.910 ;
RECT 739.180 207.640 740.700 209.160 ;
RECT 2135.295 204.980 2136.815 205.700 ;
RECT 650.895 203.000 654.815 204.120 ;
RECT 739.170 200.545 740.690 203.265 ;
RECT 739.180 186.850 740.700 190.770 ;
RECT 2130.290 203.000 2131.810 203.720 ;
RECT 650.910 175.945 654.830 179.865 ;
RECT 643.260 169.905 647.180 173.825 ;
RECT 2208.265 203.000 2209.785 203.720 ;
RECT 2135.285 187.050 2136.805 190.570 ;
RECT 2281.885 200.080 2283.405 203.600 ;
RECT 2281.885 187.050 2283.405 190.570 ;
RECT 2286.890 200.080 2288.410 203.600 ;
RECT 2130.280 154.380 2131.800 157.900 ;
RECT 3267.915 213.190 3283.835 225.110 ;
RECT 3210.190 170.110 3218.110 173.630 ;
RECT 2286.890 154.380 2288.410 157.900 ;
LAYER met4 ;
RECT 3376.680 4511.870 3382.710 4517.940 ;
RECT 3358.200 4503.870 3364.230 4509.940 ;
RECT 3430.010 4495.770 3433.780 4501.160 ;
RECT 3397.280 4487.900 3401.090 4493.320 ;
RECT 3489.780 4429.740 3493.780 4494.660 ;
RECT 3495.780 4438.110 3499.780 4501.550 ;
RECT 3548.600 4443.380 3552.600 4510.210 ;
RECT 3554.600 4434.730 3558.600 4518.350 ;
RECT 89.350 4041.110 93.350 4104.550 ;
RECT 154.100 4098.770 157.870 4104.160 ;
RECT 95.350 4032.740 99.350 4097.660 ;
RECT 186.790 4090.900 190.600 4096.320 ;
RECT 89.350 3825.110 93.350 3888.550 ;
RECT 154.100 3882.770 157.870 3888.160 ;
RECT 95.350 3816.740 99.350 3881.660 ;
RECT 186.790 3874.900 190.600 3880.320 ;
RECT 89.350 3609.110 93.350 3672.550 ;
RECT 154.100 3666.770 157.870 3672.160 ;
RECT 95.350 3600.740 99.350 3665.660 ;
RECT 186.790 3658.900 190.600 3664.320 ;
RECT 3429.885 3622.840 3433.405 3623.960 ;
RECT 3397.435 3616.860 3400.955 3617.980 ;
RECT 3376.730 3608.870 3382.760 3614.940 ;
RECT 3358.250 3600.870 3364.280 3606.940 ;
RECT 3430.060 3592.770 3433.830 3598.160 ;
RECT 3397.330 3584.900 3401.140 3590.320 ;
RECT 3489.830 3526.740 3493.830 3591.660 ;
RECT 3495.830 3535.110 3499.830 3598.550 ;
RECT 3548.650 3540.380 3552.650 3607.210 ;
RECT 3554.650 3531.730 3558.650 3615.350 ;
RECT 89.350 3393.110 93.350 3456.550 ;
RECT 154.100 3450.770 157.870 3456.160 ;
RECT 95.350 3384.740 99.350 3449.660 ;
RECT 186.790 3442.900 190.600 3448.320 ;
RECT 3376.730 3382.870 3382.760 3388.940 ;
RECT 3358.250 3374.870 3364.280 3380.940 ;
RECT 3430.060 3366.770 3433.830 3372.160 ;
RECT 3397.330 3358.900 3401.140 3364.320 ;
RECT 3489.830 3300.740 3493.830 3365.660 ;
RECT 3495.830 3309.110 3499.830 3372.550 ;
RECT 3548.650 3314.380 3552.650 3381.210 ;
RECT 3554.650 3305.730 3558.650 3389.350 ;
RECT 89.350 3177.110 93.350 3240.550 ;
RECT 154.100 3234.770 157.870 3240.160 ;
RECT 95.350 3168.740 99.350 3233.660 ;
RECT 186.790 3226.900 190.600 3232.320 ;
RECT 3376.730 3157.870 3382.760 3163.940 ;
RECT 3358.250 3149.870 3364.280 3155.940 ;
RECT 3430.060 3141.770 3433.830 3147.160 ;
RECT 3397.330 3133.900 3401.140 3139.320 ;
RECT 3489.830 3075.740 3493.830 3140.660 ;
RECT 3495.830 3084.110 3499.830 3147.550 ;
RECT 3548.650 3089.380 3552.650 3156.210 ;
RECT 3554.650 3080.730 3558.650 3164.350 ;
RECT 89.350 2961.110 93.350 3024.550 ;
RECT 154.100 3018.770 157.870 3024.160 ;
RECT 95.350 2952.740 99.350 3017.660 ;
RECT 186.790 3010.900 190.600 3016.320 ;
RECT 3376.730 2931.870 3382.760 2937.940 ;
RECT 3358.250 2923.870 3364.280 2929.940 ;
RECT 3430.060 2915.770 3433.830 2921.160 ;
RECT 3397.330 2907.900 3401.140 2913.320 ;
RECT 3489.830 2849.740 3493.830 2914.660 ;
RECT 3495.830 2858.110 3499.830 2921.550 ;
RECT 3548.650 2863.380 3552.650 2930.210 ;
RECT 3554.650 2854.730 3558.650 2938.350 ;
RECT 89.350 2745.110 93.350 2808.550 ;
RECT 154.100 2802.770 157.870 2808.160 ;
RECT 95.350 2736.740 99.350 2801.660 ;
RECT 186.790 2794.900 190.600 2800.320 ;
RECT 3376.730 2706.870 3382.760 2712.940 ;
RECT 3358.250 2698.870 3364.280 2704.940 ;
RECT 3430.060 2690.770 3433.830 2696.160 ;
RECT 3397.330 2682.900 3401.140 2688.320 ;
RECT 3489.830 2624.740 3493.830 2689.660 ;
RECT 3495.830 2633.110 3499.830 2696.550 ;
RECT 3548.650 2638.380 3552.650 2705.210 ;
RECT 3554.650 2629.730 3558.650 2713.350 ;
RECT 3376.730 2486.870 3382.760 2492.940 ;
RECT 3358.250 2478.870 3364.280 2484.940 ;
RECT 3430.060 2470.770 3433.830 2476.160 ;
RECT 3397.330 2462.900 3401.140 2468.320 ;
RECT 3489.830 2404.740 3493.830 2469.660 ;
RECT 3495.830 2413.110 3499.830 2476.550 ;
RECT 3548.650 2418.380 3552.650 2485.210 ;
RECT 3554.650 2409.730 3558.650 2493.350 ;
RECT 3429.885 2240.835 3433.405 2241.955 ;
RECT 3397.435 2234.855 3400.955 2235.975 ;
RECT 89.350 2107.110 93.350 2170.550 ;
RECT 154.100 2164.770 157.870 2170.160 ;
RECT 95.350 2098.740 99.350 2163.660 ;
RECT 186.790 2156.900 190.600 2162.320 ;
RECT 3376.730 2045.870 3382.760 2051.940 ;
RECT 3358.250 2037.870 3364.280 2043.940 ;
RECT 3430.060 2029.770 3433.830 2035.160 ;
RECT 3397.330 2021.900 3401.140 2027.320 ;
RECT 3489.830 1963.740 3493.830 2028.660 ;
RECT 3495.830 1972.110 3499.830 2035.550 ;
RECT 3548.650 1977.380 3552.650 2044.210 ;
RECT 3554.650 1968.730 3558.650 2052.350 ;
RECT 89.350 1891.110 93.350 1954.550 ;
RECT 154.100 1948.770 157.870 1954.160 ;
RECT 95.350 1882.740 99.350 1947.660 ;
RECT 186.790 1940.900 190.600 1946.320 ;
RECT 3376.730 1819.870 3382.760 1825.940 ;
RECT 3358.250 1811.870 3364.280 1817.940 ;
RECT 3430.060 1803.770 3433.830 1809.160 ;
RECT 3397.330 1795.900 3401.140 1801.320 ;
RECT 89.350 1675.110 93.350 1738.550 ;
RECT 154.100 1732.770 157.870 1738.160 ;
RECT 3489.830 1737.740 3493.830 1802.660 ;
RECT 3495.830 1746.110 3499.830 1809.550 ;
RECT 3548.650 1751.380 3552.650 1818.210 ;
RECT 3554.650 1742.730 3558.650 1826.350 ;
RECT 95.350 1666.740 99.350 1731.660 ;
RECT 186.790 1724.900 190.600 1730.320 ;
RECT 3376.730 1594.870 3382.760 1600.940 ;
RECT 3358.250 1586.870 3364.280 1592.940 ;
RECT 3430.060 1578.770 3433.830 1584.160 ;
RECT 3397.330 1570.900 3401.140 1576.320 ;
RECT 89.350 1459.110 93.350 1522.550 ;
RECT 154.100 1516.770 157.870 1522.160 ;
RECT 95.350 1450.740 99.350 1515.660 ;
RECT 186.790 1508.900 190.600 1514.320 ;
RECT 3489.830 1512.740 3493.830 1577.660 ;
RECT 3495.830 1521.110 3499.830 1584.550 ;
RECT 3548.650 1526.380 3552.650 1593.210 ;
RECT 3554.650 1517.730 3558.650 1601.350 ;
RECT 3376.730 1369.870 3382.760 1375.940 ;
RECT 3358.250 1361.870 3364.280 1367.940 ;
RECT 3430.060 1353.770 3433.830 1359.160 ;
RECT 3397.330 1345.900 3401.140 1351.320 ;
RECT 89.350 1243.110 93.350 1306.550 ;
RECT 154.100 1300.770 157.870 1306.160 ;
RECT 95.350 1234.740 99.350 1299.660 ;
RECT 186.790 1292.900 190.600 1298.320 ;
RECT 3489.830 1287.740 3493.830 1352.660 ;
RECT 3495.830 1296.110 3499.830 1359.550 ;
RECT 3548.650 1301.380 3552.650 1368.210 ;
RECT 3554.650 1292.730 3558.650 1376.350 ;
RECT 3376.730 1143.870 3382.760 1149.940 ;
RECT 3358.250 1135.870 3364.280 1141.940 ;
RECT 3430.060 1127.770 3433.830 1133.160 ;
RECT 3397.330 1119.900 3401.140 1125.320 ;
RECT 89.350 1027.110 93.350 1090.550 ;
RECT 154.100 1084.770 157.870 1090.160 ;
RECT 95.350 1018.740 99.350 1083.660 ;
RECT 186.790 1076.900 190.600 1082.320 ;
RECT 3489.830 1061.740 3493.830 1126.660 ;
RECT 3495.830 1070.110 3499.830 1133.550 ;
RECT 3548.650 1075.380 3552.650 1142.210 ;
RECT 3554.650 1066.730 3558.650 1150.350 ;
RECT 3376.730 918.870 3382.760 924.940 ;
RECT 3358.250 910.870 3364.280 916.940 ;
RECT 3430.060 902.770 3433.830 908.160 ;
RECT 3397.330 894.900 3401.140 900.320 ;
RECT 3489.830 836.740 3493.830 901.660 ;
RECT 3495.830 845.110 3499.830 908.550 ;
RECT 3548.650 850.380 3552.650 917.210 ;
RECT 3554.650 841.730 3558.650 925.350 ;
RECT 3376.730 692.870 3382.760 698.940 ;
RECT 3358.250 684.870 3364.280 690.940 ;
RECT 3430.060 676.770 3433.830 682.160 ;
RECT 3397.330 668.900 3401.140 674.320 ;
RECT 3489.830 610.740 3493.830 675.660 ;
RECT 3495.830 619.110 3499.830 682.550 ;
RECT 3548.650 624.380 3552.650 691.210 ;
RECT 3554.650 615.730 3558.650 699.350 ;
RECT 2281.685 243.200 2299.120 245.200 ;
RECT 717.200 208.000 718.100 236.480 ;
RECT 643.050 206.310 647.340 208.000 ;
RECT 716.450 206.310 718.230 208.000 ;
RECT 723.700 204.610 724.600 236.700 ;
RECT 650.710 202.910 655.000 204.610 ;
RECT 722.950 202.910 724.725 204.610 ;
RECT 738.970 200.290 740.895 209.380 ;
RECT 745.670 208.495 746.570 210.455 ;
RECT 2202.120 205.790 2203.970 210.390 ;
RECT 2135.095 204.890 2203.970 205.790 ;
RECT 2208.015 203.810 2210.045 203.885 ;
RECT 2130.090 202.910 2210.045 203.810 ;
RECT 2208.015 202.820 2210.045 202.910 ;
RECT 2281.685 199.890 2283.590 243.200 ;
RECT 2302.000 241.200 2303.600 245.200 ;
RECT 2286.695 239.200 2303.600 241.200 ;
RECT 2286.695 199.890 2288.600 239.200 ;
RECT 3209.680 238.135 3251.010 240.135 ;
RECT 3209.680 210.820 3218.590 238.135 ;
RECT 3267.160 212.440 3284.560 235.270 ;
RECT 739.085 186.710 740.800 190.915 ;
RECT 2135.225 186.860 2136.865 190.765 ;
RECT 2281.825 186.860 2283.465 190.765 ;
RECT 650.860 175.830 654.880 179.980 ;
RECT 643.210 169.790 647.230 173.940 ;
RECT 3210.130 169.940 3218.170 173.800 ;
RECT 2130.220 154.190 2131.860 158.095 ;
RECT 2286.830 154.190 2288.470 158.095 ;
LAYER via4 ;
RECT 3377.505 4512.795 3381.885 4517.175 ;
RECT 3358.975 4504.705 3363.355 4509.085 ;
RECT 3496.400 4496.395 3497.580 4497.575 ;
RECT 3498.000 4496.395 3499.180 4497.575 ;
RECT 3490.400 4492.875 3491.580 4494.055 ;
RECT 3492.000 4492.875 3493.180 4494.055 ;
RECT 3490.400 4463.910 3491.580 4465.090 ;
RECT 3492.000 4463.910 3493.180 4465.090 ;
RECT 3490.380 4447.010 3491.560 4448.190 ;
RECT 3491.980 4447.010 3493.160 4448.190 ;
RECT 3496.380 4472.360 3497.560 4473.540 ;
RECT 3497.980 4472.360 3499.160 4473.540 ;
RECT 3496.410 4455.450 3497.590 4456.630 ;
RECT 3498.010 4455.450 3499.190 4456.630 ;
RECT 3549.205 4477.585 3550.385 4478.765 ;
RECT 3550.805 4477.585 3551.985 4478.765 ;
RECT 3549.215 4460.665 3550.395 4461.845 ;
RECT 3550.815 4460.665 3551.995 4461.845 ;
RECT 3549.225 4443.795 3550.405 4444.975 ;
RECT 3550.825 4443.795 3552.005 4444.975 ;
RECT 3555.215 4469.105 3556.395 4470.285 ;
RECT 3556.815 4469.105 3557.995 4470.285 ;
RECT 3555.185 4452.305 3556.365 4453.485 ;
RECT 3556.785 4452.305 3557.965 4453.485 ;
RECT 3496.400 4438.540 3497.580 4439.720 ;
RECT 3498.000 4438.540 3499.180 4439.720 ;
RECT 3555.195 4435.355 3556.375 4436.535 ;
RECT 3556.795 4435.355 3557.975 4436.535 ;
RECT 3490.380 4430.110 3491.560 4431.290 ;
RECT 3491.980 4430.110 3493.160 4431.290 ;
RECT 89.950 4099.395 91.130 4100.575 ;
RECT 91.550 4099.395 92.730 4100.575 ;
RECT 89.970 4075.360 91.150 4076.540 ;
RECT 91.570 4075.360 92.750 4076.540 ;
RECT 89.940 4058.450 91.120 4059.630 ;
RECT 91.540 4058.450 92.720 4059.630 ;
RECT 89.950 4041.540 91.130 4042.720 ;
RECT 91.550 4041.540 92.730 4042.720 ;
RECT 95.950 4095.875 97.130 4097.055 ;
RECT 97.550 4095.875 98.730 4097.055 ;
RECT 95.950 4066.910 97.130 4068.090 ;
RECT 97.550 4066.910 98.730 4068.090 ;
RECT 95.970 4050.010 97.150 4051.190 ;
RECT 97.570 4050.010 98.750 4051.190 ;
RECT 95.970 4033.110 97.150 4034.290 ;
RECT 97.570 4033.110 98.750 4034.290 ;
RECT 89.950 3883.395 91.130 3884.575 ;
RECT 91.550 3883.395 92.730 3884.575 ;
RECT 89.970 3859.360 91.150 3860.540 ;
RECT 91.570 3859.360 92.750 3860.540 ;
RECT 89.940 3842.450 91.120 3843.630 ;
RECT 91.540 3842.450 92.720 3843.630 ;
RECT 89.950 3825.540 91.130 3826.720 ;
RECT 91.550 3825.540 92.730 3826.720 ;
RECT 95.950 3879.875 97.130 3881.055 ;
RECT 97.550 3879.875 98.730 3881.055 ;
RECT 95.950 3850.910 97.130 3852.090 ;
RECT 97.550 3850.910 98.730 3852.090 ;
RECT 95.970 3834.010 97.150 3835.190 ;
RECT 97.570 3834.010 98.750 3835.190 ;
RECT 95.970 3817.110 97.150 3818.290 ;
RECT 97.570 3817.110 98.750 3818.290 ;
RECT 89.950 3667.395 91.130 3668.575 ;
RECT 91.550 3667.395 92.730 3668.575 ;
RECT 89.970 3643.360 91.150 3644.540 ;
RECT 91.570 3643.360 92.750 3644.540 ;
RECT 89.940 3626.450 91.120 3627.630 ;
RECT 91.540 3626.450 92.720 3627.630 ;
RECT 89.950 3609.540 91.130 3610.720 ;
RECT 91.550 3609.540 92.730 3610.720 ;
RECT 95.950 3663.875 97.130 3665.055 ;
RECT 97.550 3663.875 98.730 3665.055 ;
RECT 95.950 3634.910 97.130 3636.090 ;
RECT 97.550 3634.910 98.730 3636.090 ;
RECT 95.970 3618.010 97.150 3619.190 ;
RECT 97.570 3618.010 98.750 3619.190 ;
RECT 3377.555 3609.795 3381.935 3614.175 ;
RECT 95.970 3601.110 97.150 3602.290 ;
RECT 97.570 3601.110 98.750 3602.290 ;
RECT 3359.025 3601.705 3363.405 3606.085 ;
RECT 3496.450 3593.395 3497.630 3594.575 ;
RECT 3498.050 3593.395 3499.230 3594.575 ;
RECT 3490.450 3589.875 3491.630 3591.055 ;
RECT 3492.050 3589.875 3493.230 3591.055 ;
RECT 3490.450 3560.910 3491.630 3562.090 ;
RECT 3492.050 3560.910 3493.230 3562.090 ;
RECT 3490.430 3544.010 3491.610 3545.190 ;
RECT 3492.030 3544.010 3493.210 3545.190 ;
RECT 3496.430 3569.360 3497.610 3570.540 ;
RECT 3498.030 3569.360 3499.210 3570.540 ;
RECT 3496.460 3552.450 3497.640 3553.630 ;
RECT 3498.060 3552.450 3499.240 3553.630 ;
RECT 3549.255 3574.585 3550.435 3575.765 ;
RECT 3550.855 3574.585 3552.035 3575.765 ;
RECT 3549.265 3557.665 3550.445 3558.845 ;
RECT 3550.865 3557.665 3552.045 3558.845 ;
RECT 3549.275 3540.795 3550.455 3541.975 ;
RECT 3550.875 3540.795 3552.055 3541.975 ;
RECT 3555.265 3566.105 3556.445 3567.285 ;
RECT 3556.865 3566.105 3558.045 3567.285 ;
RECT 3555.235 3549.305 3556.415 3550.485 ;
RECT 3556.835 3549.305 3558.015 3550.485 ;
RECT 3496.450 3535.540 3497.630 3536.720 ;
RECT 3498.050 3535.540 3499.230 3536.720 ;
RECT 3555.245 3532.355 3556.425 3533.535 ;
RECT 3556.845 3532.355 3558.025 3533.535 ;
RECT 3490.430 3527.110 3491.610 3528.290 ;
RECT 3492.030 3527.110 3493.210 3528.290 ;
RECT 89.950 3451.395 91.130 3452.575 ;
RECT 91.550 3451.395 92.730 3452.575 ;
RECT 89.970 3427.360 91.150 3428.540 ;
RECT 91.570 3427.360 92.750 3428.540 ;
RECT 89.940 3410.450 91.120 3411.630 ;
RECT 91.540 3410.450 92.720 3411.630 ;
RECT 89.950 3393.540 91.130 3394.720 ;
RECT 91.550 3393.540 92.730 3394.720 ;
RECT 95.950 3447.875 97.130 3449.055 ;
RECT 97.550 3447.875 98.730 3449.055 ;
RECT 95.950 3418.910 97.130 3420.090 ;
RECT 97.550 3418.910 98.730 3420.090 ;
RECT 95.970 3402.010 97.150 3403.190 ;
RECT 97.570 3402.010 98.750 3403.190 ;
RECT 95.970 3385.110 97.150 3386.290 ;
RECT 97.570 3385.110 98.750 3386.290 ;
RECT 3377.555 3383.795 3381.935 3388.175 ;
RECT 3359.025 3375.705 3363.405 3380.085 ;
RECT 3496.450 3367.395 3497.630 3368.575 ;
RECT 3498.050 3367.395 3499.230 3368.575 ;
RECT 3490.450 3363.875 3491.630 3365.055 ;
RECT 3492.050 3363.875 3493.230 3365.055 ;
RECT 3490.450 3334.910 3491.630 3336.090 ;
RECT 3492.050 3334.910 3493.230 3336.090 ;
RECT 3490.430 3318.010 3491.610 3319.190 ;
RECT 3492.030 3318.010 3493.210 3319.190 ;
RECT 3496.430 3343.360 3497.610 3344.540 ;
RECT 3498.030 3343.360 3499.210 3344.540 ;
RECT 3496.460 3326.450 3497.640 3327.630 ;
RECT 3498.060 3326.450 3499.240 3327.630 ;
RECT 3549.255 3348.585 3550.435 3349.765 ;
RECT 3550.855 3348.585 3552.035 3349.765 ;
RECT 3549.265 3331.665 3550.445 3332.845 ;
RECT 3550.865 3331.665 3552.045 3332.845 ;
RECT 3549.275 3314.795 3550.455 3315.975 ;
RECT 3550.875 3314.795 3552.055 3315.975 ;
RECT 3555.265 3340.105 3556.445 3341.285 ;
RECT 3556.865 3340.105 3558.045 3341.285 ;
RECT 3555.235 3323.305 3556.415 3324.485 ;
RECT 3556.835 3323.305 3558.015 3324.485 ;
RECT 3496.450 3309.540 3497.630 3310.720 ;
RECT 3498.050 3309.540 3499.230 3310.720 ;
RECT 3555.245 3306.355 3556.425 3307.535 ;
RECT 3556.845 3306.355 3558.025 3307.535 ;
RECT 3490.430 3301.110 3491.610 3302.290 ;
RECT 3492.030 3301.110 3493.210 3302.290 ;
RECT 89.950 3235.395 91.130 3236.575 ;
RECT 91.550 3235.395 92.730 3236.575 ;
RECT 89.970 3211.360 91.150 3212.540 ;
RECT 91.570 3211.360 92.750 3212.540 ;
RECT 89.940 3194.450 91.120 3195.630 ;
RECT 91.540 3194.450 92.720 3195.630 ;
RECT 89.950 3177.540 91.130 3178.720 ;
RECT 91.550 3177.540 92.730 3178.720 ;
RECT 95.950 3231.875 97.130 3233.055 ;
RECT 97.550 3231.875 98.730 3233.055 ;
RECT 95.950 3202.910 97.130 3204.090 ;
RECT 97.550 3202.910 98.730 3204.090 ;
RECT 95.970 3186.010 97.150 3187.190 ;
RECT 97.570 3186.010 98.750 3187.190 ;
RECT 95.970 3169.110 97.150 3170.290 ;
RECT 97.570 3169.110 98.750 3170.290 ;
RECT 3377.555 3158.795 3381.935 3163.175 ;
RECT 3359.025 3150.705 3363.405 3155.085 ;
RECT 3496.450 3142.395 3497.630 3143.575 ;
RECT 3498.050 3142.395 3499.230 3143.575 ;
RECT 3490.450 3138.875 3491.630 3140.055 ;
RECT 3492.050 3138.875 3493.230 3140.055 ;
RECT 3490.450 3109.910 3491.630 3111.090 ;
RECT 3492.050 3109.910 3493.230 3111.090 ;
RECT 3490.430 3093.010 3491.610 3094.190 ;
RECT 3492.030 3093.010 3493.210 3094.190 ;
RECT 3496.430 3118.360 3497.610 3119.540 ;
RECT 3498.030 3118.360 3499.210 3119.540 ;
RECT 3496.460 3101.450 3497.640 3102.630 ;
RECT 3498.060 3101.450 3499.240 3102.630 ;
RECT 3549.255 3123.585 3550.435 3124.765 ;
RECT 3550.855 3123.585 3552.035 3124.765 ;
RECT 3549.265 3106.665 3550.445 3107.845 ;
RECT 3550.865 3106.665 3552.045 3107.845 ;
RECT 3549.275 3089.795 3550.455 3090.975 ;
RECT 3550.875 3089.795 3552.055 3090.975 ;
RECT 3555.265 3115.105 3556.445 3116.285 ;
RECT 3556.865 3115.105 3558.045 3116.285 ;
RECT 3555.235 3098.305 3556.415 3099.485 ;
RECT 3556.835 3098.305 3558.015 3099.485 ;
RECT 3496.450 3084.540 3497.630 3085.720 ;
RECT 3498.050 3084.540 3499.230 3085.720 ;
RECT 3555.245 3081.355 3556.425 3082.535 ;
RECT 3556.845 3081.355 3558.025 3082.535 ;
RECT 3490.430 3076.110 3491.610 3077.290 ;
RECT 3492.030 3076.110 3493.210 3077.290 ;
RECT 89.950 3019.395 91.130 3020.575 ;
RECT 91.550 3019.395 92.730 3020.575 ;
RECT 89.970 2995.360 91.150 2996.540 ;
RECT 91.570 2995.360 92.750 2996.540 ;
RECT 89.940 2978.450 91.120 2979.630 ;
RECT 91.540 2978.450 92.720 2979.630 ;
RECT 89.950 2961.540 91.130 2962.720 ;
RECT 91.550 2961.540 92.730 2962.720 ;
RECT 95.950 3015.875 97.130 3017.055 ;
RECT 97.550 3015.875 98.730 3017.055 ;
RECT 95.950 2986.910 97.130 2988.090 ;
RECT 97.550 2986.910 98.730 2988.090 ;
RECT 95.970 2970.010 97.150 2971.190 ;
RECT 97.570 2970.010 98.750 2971.190 ;
RECT 95.970 2953.110 97.150 2954.290 ;
RECT 97.570 2953.110 98.750 2954.290 ;
RECT 3377.555 2932.795 3381.935 2937.175 ;
RECT 3359.025 2924.705 3363.405 2929.085 ;
RECT 3496.450 2916.395 3497.630 2917.575 ;
RECT 3498.050 2916.395 3499.230 2917.575 ;
RECT 3490.450 2912.875 3491.630 2914.055 ;
RECT 3492.050 2912.875 3493.230 2914.055 ;
RECT 3490.450 2883.910 3491.630 2885.090 ;
RECT 3492.050 2883.910 3493.230 2885.090 ;
RECT 3490.430 2867.010 3491.610 2868.190 ;
RECT 3492.030 2867.010 3493.210 2868.190 ;
RECT 3496.430 2892.360 3497.610 2893.540 ;
RECT 3498.030 2892.360 3499.210 2893.540 ;
RECT 3496.460 2875.450 3497.640 2876.630 ;
RECT 3498.060 2875.450 3499.240 2876.630 ;
RECT 3549.255 2897.585 3550.435 2898.765 ;
RECT 3550.855 2897.585 3552.035 2898.765 ;
RECT 3549.265 2880.665 3550.445 2881.845 ;
RECT 3550.865 2880.665 3552.045 2881.845 ;
RECT 3549.275 2863.795 3550.455 2864.975 ;
RECT 3550.875 2863.795 3552.055 2864.975 ;
RECT 3555.265 2889.105 3556.445 2890.285 ;
RECT 3556.865 2889.105 3558.045 2890.285 ;
RECT 3555.235 2872.305 3556.415 2873.485 ;
RECT 3556.835 2872.305 3558.015 2873.485 ;
RECT 3496.450 2858.540 3497.630 2859.720 ;
RECT 3498.050 2858.540 3499.230 2859.720 ;
RECT 3555.245 2855.355 3556.425 2856.535 ;
RECT 3556.845 2855.355 3558.025 2856.535 ;
RECT 3490.430 2850.110 3491.610 2851.290 ;
RECT 3492.030 2850.110 3493.210 2851.290 ;
RECT 89.950 2803.395 91.130 2804.575 ;
RECT 91.550 2803.395 92.730 2804.575 ;
RECT 89.970 2779.360 91.150 2780.540 ;
RECT 91.570 2779.360 92.750 2780.540 ;
RECT 89.940 2762.450 91.120 2763.630 ;
RECT 91.540 2762.450 92.720 2763.630 ;
RECT 89.950 2745.540 91.130 2746.720 ;
RECT 91.550 2745.540 92.730 2746.720 ;
RECT 95.950 2799.875 97.130 2801.055 ;
RECT 97.550 2799.875 98.730 2801.055 ;
RECT 95.950 2770.910 97.130 2772.090 ;
RECT 97.550 2770.910 98.730 2772.090 ;
RECT 95.970 2754.010 97.150 2755.190 ;
RECT 97.570 2754.010 98.750 2755.190 ;
RECT 95.970 2737.110 97.150 2738.290 ;
RECT 97.570 2737.110 98.750 2738.290 ;
RECT 3377.555 2707.795 3381.935 2712.175 ;
RECT 3359.025 2699.705 3363.405 2704.085 ;
RECT 3496.450 2691.395 3497.630 2692.575 ;
RECT 3498.050 2691.395 3499.230 2692.575 ;
RECT 3490.450 2687.875 3491.630 2689.055 ;
RECT 3492.050 2687.875 3493.230 2689.055 ;
RECT 3490.450 2658.910 3491.630 2660.090 ;
RECT 3492.050 2658.910 3493.230 2660.090 ;
RECT 3490.430 2642.010 3491.610 2643.190 ;
RECT 3492.030 2642.010 3493.210 2643.190 ;
RECT 3496.430 2667.360 3497.610 2668.540 ;
RECT 3498.030 2667.360 3499.210 2668.540 ;
RECT 3496.460 2650.450 3497.640 2651.630 ;
RECT 3498.060 2650.450 3499.240 2651.630 ;
RECT 3549.255 2672.585 3550.435 2673.765 ;
RECT 3550.855 2672.585 3552.035 2673.765 ;
RECT 3549.265 2655.665 3550.445 2656.845 ;
RECT 3550.865 2655.665 3552.045 2656.845 ;
RECT 3549.275 2638.795 3550.455 2639.975 ;
RECT 3550.875 2638.795 3552.055 2639.975 ;
RECT 3555.265 2664.105 3556.445 2665.285 ;
RECT 3556.865 2664.105 3558.045 2665.285 ;
RECT 3555.235 2647.305 3556.415 2648.485 ;
RECT 3556.835 2647.305 3558.015 2648.485 ;
RECT 3496.450 2633.540 3497.630 2634.720 ;
RECT 3498.050 2633.540 3499.230 2634.720 ;
RECT 3555.245 2630.355 3556.425 2631.535 ;
RECT 3556.845 2630.355 3558.025 2631.535 ;
RECT 3490.430 2625.110 3491.610 2626.290 ;
RECT 3492.030 2625.110 3493.210 2626.290 ;
RECT 3377.555 2487.795 3381.935 2492.175 ;
RECT 3359.025 2479.705 3363.405 2484.085 ;
RECT 3496.450 2471.395 3497.630 2472.575 ;
RECT 3498.050 2471.395 3499.230 2472.575 ;
RECT 3490.450 2467.875 3491.630 2469.055 ;
RECT 3492.050 2467.875 3493.230 2469.055 ;
RECT 3490.450 2438.910 3491.630 2440.090 ;
RECT 3492.050 2438.910 3493.230 2440.090 ;
RECT 3490.430 2422.010 3491.610 2423.190 ;
RECT 3492.030 2422.010 3493.210 2423.190 ;
RECT 3496.430 2447.360 3497.610 2448.540 ;
RECT 3498.030 2447.360 3499.210 2448.540 ;
RECT 3496.460 2430.450 3497.640 2431.630 ;
RECT 3498.060 2430.450 3499.240 2431.630 ;
RECT 3549.255 2452.585 3550.435 2453.765 ;
RECT 3550.855 2452.585 3552.035 2453.765 ;
RECT 3549.265 2435.665 3550.445 2436.845 ;
RECT 3550.865 2435.665 3552.045 2436.845 ;
RECT 3549.275 2418.795 3550.455 2419.975 ;
RECT 3550.875 2418.795 3552.055 2419.975 ;
RECT 3555.265 2444.105 3556.445 2445.285 ;
RECT 3556.865 2444.105 3558.045 2445.285 ;
RECT 3555.235 2427.305 3556.415 2428.485 ;
RECT 3556.835 2427.305 3558.015 2428.485 ;
RECT 3496.450 2413.540 3497.630 2414.720 ;
RECT 3498.050 2413.540 3499.230 2414.720 ;
RECT 3555.245 2410.355 3556.425 2411.535 ;
RECT 3556.845 2410.355 3558.025 2411.535 ;
RECT 3490.430 2405.110 3491.610 2406.290 ;
RECT 3492.030 2405.110 3493.210 2406.290 ;
RECT 89.950 2165.395 91.130 2166.575 ;
RECT 91.550 2165.395 92.730 2166.575 ;
RECT 89.970 2141.360 91.150 2142.540 ;
RECT 91.570 2141.360 92.750 2142.540 ;
RECT 89.940 2124.450 91.120 2125.630 ;
RECT 91.540 2124.450 92.720 2125.630 ;
RECT 89.950 2107.540 91.130 2108.720 ;
RECT 91.550 2107.540 92.730 2108.720 ;
RECT 95.950 2161.875 97.130 2163.055 ;
RECT 97.550 2161.875 98.730 2163.055 ;
RECT 95.950 2132.910 97.130 2134.090 ;
RECT 97.550 2132.910 98.730 2134.090 ;
RECT 95.970 2116.010 97.150 2117.190 ;
RECT 97.570 2116.010 98.750 2117.190 ;
RECT 95.970 2099.110 97.150 2100.290 ;
RECT 97.570 2099.110 98.750 2100.290 ;
RECT 3377.555 2046.795 3381.935 2051.175 ;
RECT 3359.025 2038.705 3363.405 2043.085 ;
RECT 3496.450 2030.395 3497.630 2031.575 ;
RECT 3498.050 2030.395 3499.230 2031.575 ;
RECT 3490.450 2026.875 3491.630 2028.055 ;
RECT 3492.050 2026.875 3493.230 2028.055 ;
RECT 3490.450 1997.910 3491.630 1999.090 ;
RECT 3492.050 1997.910 3493.230 1999.090 ;
RECT 3490.430 1981.010 3491.610 1982.190 ;
RECT 3492.030 1981.010 3493.210 1982.190 ;
RECT 3496.430 2006.360 3497.610 2007.540 ;
RECT 3498.030 2006.360 3499.210 2007.540 ;
RECT 3496.460 1989.450 3497.640 1990.630 ;
RECT 3498.060 1989.450 3499.240 1990.630 ;
RECT 3549.255 2011.585 3550.435 2012.765 ;
RECT 3550.855 2011.585 3552.035 2012.765 ;
RECT 3549.265 1994.665 3550.445 1995.845 ;
RECT 3550.865 1994.665 3552.045 1995.845 ;
RECT 3549.275 1977.795 3550.455 1978.975 ;
RECT 3550.875 1977.795 3552.055 1978.975 ;
RECT 3555.265 2003.105 3556.445 2004.285 ;
RECT 3556.865 2003.105 3558.045 2004.285 ;
RECT 3555.235 1986.305 3556.415 1987.485 ;
RECT 3556.835 1986.305 3558.015 1987.485 ;
RECT 3496.450 1972.540 3497.630 1973.720 ;
RECT 3498.050 1972.540 3499.230 1973.720 ;
RECT 3555.245 1969.355 3556.425 1970.535 ;
RECT 3556.845 1969.355 3558.025 1970.535 ;
RECT 3490.430 1964.110 3491.610 1965.290 ;
RECT 3492.030 1964.110 3493.210 1965.290 ;
RECT 89.950 1949.395 91.130 1950.575 ;
RECT 91.550 1949.395 92.730 1950.575 ;
RECT 89.970 1925.360 91.150 1926.540 ;
RECT 91.570 1925.360 92.750 1926.540 ;
RECT 89.940 1908.450 91.120 1909.630 ;
RECT 91.540 1908.450 92.720 1909.630 ;
RECT 89.950 1891.540 91.130 1892.720 ;
RECT 91.550 1891.540 92.730 1892.720 ;
RECT 95.950 1945.875 97.130 1947.055 ;
RECT 97.550 1945.875 98.730 1947.055 ;
RECT 95.950 1916.910 97.130 1918.090 ;
RECT 97.550 1916.910 98.730 1918.090 ;
RECT 95.970 1900.010 97.150 1901.190 ;
RECT 97.570 1900.010 98.750 1901.190 ;
RECT 95.970 1883.110 97.150 1884.290 ;
RECT 97.570 1883.110 98.750 1884.290 ;
RECT 3377.555 1820.795 3381.935 1825.175 ;
RECT 3359.025 1812.705 3363.405 1817.085 ;
RECT 3496.450 1804.395 3497.630 1805.575 ;
RECT 3498.050 1804.395 3499.230 1805.575 ;
RECT 3490.450 1800.875 3491.630 1802.055 ;
RECT 3492.050 1800.875 3493.230 1802.055 ;
RECT 3490.450 1771.910 3491.630 1773.090 ;
RECT 3492.050 1771.910 3493.230 1773.090 ;
RECT 3490.430 1755.010 3491.610 1756.190 ;
RECT 3492.030 1755.010 3493.210 1756.190 ;
RECT 3496.430 1780.360 3497.610 1781.540 ;
RECT 3498.030 1780.360 3499.210 1781.540 ;
RECT 3496.460 1763.450 3497.640 1764.630 ;
RECT 3498.060 1763.450 3499.240 1764.630 ;
RECT 3549.255 1785.585 3550.435 1786.765 ;
RECT 3550.855 1785.585 3552.035 1786.765 ;
RECT 3549.265 1768.665 3550.445 1769.845 ;
RECT 3550.865 1768.665 3552.045 1769.845 ;
RECT 3549.275 1751.795 3550.455 1752.975 ;
RECT 3550.875 1751.795 3552.055 1752.975 ;
RECT 3555.265 1777.105 3556.445 1778.285 ;
RECT 3556.865 1777.105 3558.045 1778.285 ;
RECT 3555.235 1760.305 3556.415 1761.485 ;
RECT 3556.835 1760.305 3558.015 1761.485 ;
RECT 3496.450 1746.540 3497.630 1747.720 ;
RECT 3498.050 1746.540 3499.230 1747.720 ;
RECT 3555.245 1743.355 3556.425 1744.535 ;
RECT 3556.845 1743.355 3558.025 1744.535 ;
RECT 89.950 1733.395 91.130 1734.575 ;
RECT 91.550 1733.395 92.730 1734.575 ;
RECT 3490.430 1738.110 3491.610 1739.290 ;
RECT 3492.030 1738.110 3493.210 1739.290 ;
RECT 89.970 1709.360 91.150 1710.540 ;
RECT 91.570 1709.360 92.750 1710.540 ;
RECT 89.940 1692.450 91.120 1693.630 ;
RECT 91.540 1692.450 92.720 1693.630 ;
RECT 89.950 1675.540 91.130 1676.720 ;
RECT 91.550 1675.540 92.730 1676.720 ;
RECT 95.950 1729.875 97.130 1731.055 ;
RECT 97.550 1729.875 98.730 1731.055 ;
RECT 95.950 1700.910 97.130 1702.090 ;
RECT 97.550 1700.910 98.730 1702.090 ;
RECT 95.970 1684.010 97.150 1685.190 ;
RECT 97.570 1684.010 98.750 1685.190 ;
RECT 95.970 1667.110 97.150 1668.290 ;
RECT 97.570 1667.110 98.750 1668.290 ;
RECT 3377.555 1595.795 3381.935 1600.175 ;
RECT 3359.025 1587.705 3363.405 1592.085 ;
RECT 3496.450 1579.395 3497.630 1580.575 ;
RECT 3498.050 1579.395 3499.230 1580.575 ;
RECT 3490.450 1575.875 3491.630 1577.055 ;
RECT 3492.050 1575.875 3493.230 1577.055 ;
RECT 3490.450 1546.910 3491.630 1548.090 ;
RECT 3492.050 1546.910 3493.230 1548.090 ;
RECT 3490.430 1530.010 3491.610 1531.190 ;
RECT 3492.030 1530.010 3493.210 1531.190 ;
RECT 89.950 1517.395 91.130 1518.575 ;
RECT 91.550 1517.395 92.730 1518.575 ;
RECT 89.970 1493.360 91.150 1494.540 ;
RECT 91.570 1493.360 92.750 1494.540 ;
RECT 89.940 1476.450 91.120 1477.630 ;
RECT 91.540 1476.450 92.720 1477.630 ;
RECT 89.950 1459.540 91.130 1460.720 ;
RECT 91.550 1459.540 92.730 1460.720 ;
RECT 95.950 1513.875 97.130 1515.055 ;
RECT 97.550 1513.875 98.730 1515.055 ;
RECT 3496.430 1555.360 3497.610 1556.540 ;
RECT 3498.030 1555.360 3499.210 1556.540 ;
RECT 3496.460 1538.450 3497.640 1539.630 ;
RECT 3498.060 1538.450 3499.240 1539.630 ;
RECT 3549.255 1560.585 3550.435 1561.765 ;
RECT 3550.855 1560.585 3552.035 1561.765 ;
RECT 3549.265 1543.665 3550.445 1544.845 ;
RECT 3550.865 1543.665 3552.045 1544.845 ;
RECT 3549.275 1526.795 3550.455 1527.975 ;
RECT 3550.875 1526.795 3552.055 1527.975 ;
RECT 3555.265 1552.105 3556.445 1553.285 ;
RECT 3556.865 1552.105 3558.045 1553.285 ;
RECT 3555.235 1535.305 3556.415 1536.485 ;
RECT 3556.835 1535.305 3558.015 1536.485 ;
RECT 3496.450 1521.540 3497.630 1522.720 ;
RECT 3498.050 1521.540 3499.230 1522.720 ;
RECT 3555.245 1518.355 3556.425 1519.535 ;
RECT 3556.845 1518.355 3558.025 1519.535 ;
RECT 3490.430 1513.110 3491.610 1514.290 ;
RECT 3492.030 1513.110 3493.210 1514.290 ;
RECT 95.950 1484.910 97.130 1486.090 ;
RECT 97.550 1484.910 98.730 1486.090 ;
RECT 95.970 1468.010 97.150 1469.190 ;
RECT 97.570 1468.010 98.750 1469.190 ;
RECT 95.970 1451.110 97.150 1452.290 ;
RECT 97.570 1451.110 98.750 1452.290 ;
RECT 3377.555 1370.795 3381.935 1375.175 ;
RECT 3359.025 1362.705 3363.405 1367.085 ;
RECT 3496.450 1354.395 3497.630 1355.575 ;
RECT 3498.050 1354.395 3499.230 1355.575 ;
RECT 3490.450 1350.875 3491.630 1352.055 ;
RECT 3492.050 1350.875 3493.230 1352.055 ;
RECT 3490.450 1321.910 3491.630 1323.090 ;
RECT 3492.050 1321.910 3493.230 1323.090 ;
RECT 89.950 1301.395 91.130 1302.575 ;
RECT 91.550 1301.395 92.730 1302.575 ;
RECT 3490.430 1305.010 3491.610 1306.190 ;
RECT 3492.030 1305.010 3493.210 1306.190 ;
RECT 89.970 1277.360 91.150 1278.540 ;
RECT 91.570 1277.360 92.750 1278.540 ;
RECT 89.940 1260.450 91.120 1261.630 ;
RECT 91.540 1260.450 92.720 1261.630 ;
RECT 89.950 1243.540 91.130 1244.720 ;
RECT 91.550 1243.540 92.730 1244.720 ;
RECT 95.950 1297.875 97.130 1299.055 ;
RECT 97.550 1297.875 98.730 1299.055 ;
RECT 3496.430 1330.360 3497.610 1331.540 ;
RECT 3498.030 1330.360 3499.210 1331.540 ;
RECT 3496.460 1313.450 3497.640 1314.630 ;
RECT 3498.060 1313.450 3499.240 1314.630 ;
RECT 3549.255 1335.585 3550.435 1336.765 ;
RECT 3550.855 1335.585 3552.035 1336.765 ;
RECT 3549.265 1318.665 3550.445 1319.845 ;
RECT 3550.865 1318.665 3552.045 1319.845 ;
RECT 3549.275 1301.795 3550.455 1302.975 ;
RECT 3550.875 1301.795 3552.055 1302.975 ;
RECT 3555.265 1327.105 3556.445 1328.285 ;
RECT 3556.865 1327.105 3558.045 1328.285 ;
RECT 3555.235 1310.305 3556.415 1311.485 ;
RECT 3556.835 1310.305 3558.015 1311.485 ;
RECT 3496.450 1296.540 3497.630 1297.720 ;
RECT 3498.050 1296.540 3499.230 1297.720 ;
RECT 3555.245 1293.355 3556.425 1294.535 ;
RECT 3556.845 1293.355 3558.025 1294.535 ;
RECT 3490.430 1288.110 3491.610 1289.290 ;
RECT 3492.030 1288.110 3493.210 1289.290 ;
RECT 95.950 1268.910 97.130 1270.090 ;
RECT 97.550 1268.910 98.730 1270.090 ;
RECT 95.970 1252.010 97.150 1253.190 ;
RECT 97.570 1252.010 98.750 1253.190 ;
RECT 95.970 1235.110 97.150 1236.290 ;
RECT 97.570 1235.110 98.750 1236.290 ;
RECT 3377.555 1144.795 3381.935 1149.175 ;
RECT 3359.025 1136.705 3363.405 1141.085 ;
RECT 3496.450 1128.395 3497.630 1129.575 ;
RECT 3498.050 1128.395 3499.230 1129.575 ;
RECT 3490.450 1124.875 3491.630 1126.055 ;
RECT 3492.050 1124.875 3493.230 1126.055 ;
RECT 3490.450 1095.910 3491.630 1097.090 ;
RECT 3492.050 1095.910 3493.230 1097.090 ;
RECT 89.950 1085.395 91.130 1086.575 ;
RECT 91.550 1085.395 92.730 1086.575 ;
RECT 89.970 1061.360 91.150 1062.540 ;
RECT 91.570 1061.360 92.750 1062.540 ;
RECT 89.940 1044.450 91.120 1045.630 ;
RECT 91.540 1044.450 92.720 1045.630 ;
RECT 89.950 1027.540 91.130 1028.720 ;
RECT 91.550 1027.540 92.730 1028.720 ;
RECT 95.950 1081.875 97.130 1083.055 ;
RECT 97.550 1081.875 98.730 1083.055 ;
RECT 3490.430 1079.010 3491.610 1080.190 ;
RECT 3492.030 1079.010 3493.210 1080.190 ;
RECT 3496.430 1104.360 3497.610 1105.540 ;
RECT 3498.030 1104.360 3499.210 1105.540 ;
RECT 3496.460 1087.450 3497.640 1088.630 ;
RECT 3498.060 1087.450 3499.240 1088.630 ;
RECT 3549.255 1109.585 3550.435 1110.765 ;
RECT 3550.855 1109.585 3552.035 1110.765 ;
RECT 3549.265 1092.665 3550.445 1093.845 ;
RECT 3550.865 1092.665 3552.045 1093.845 ;
RECT 3549.275 1075.795 3550.455 1076.975 ;
RECT 3550.875 1075.795 3552.055 1076.975 ;
RECT 3555.265 1101.105 3556.445 1102.285 ;
RECT 3556.865 1101.105 3558.045 1102.285 ;
RECT 3555.235 1084.305 3556.415 1085.485 ;
RECT 3556.835 1084.305 3558.015 1085.485 ;
RECT 3496.450 1070.540 3497.630 1071.720 ;
RECT 3498.050 1070.540 3499.230 1071.720 ;
RECT 3555.245 1067.355 3556.425 1068.535 ;
RECT 3556.845 1067.355 3558.025 1068.535 ;
RECT 3490.430 1062.110 3491.610 1063.290 ;
RECT 3492.030 1062.110 3493.210 1063.290 ;
RECT 95.950 1052.910 97.130 1054.090 ;
RECT 97.550 1052.910 98.730 1054.090 ;
RECT 95.970 1036.010 97.150 1037.190 ;
RECT 97.570 1036.010 98.750 1037.190 ;
RECT 95.970 1019.110 97.150 1020.290 ;
RECT 97.570 1019.110 98.750 1020.290 ;
RECT 3377.555 919.795 3381.935 924.175 ;
RECT 3359.025 911.705 3363.405 916.085 ;
RECT 3496.450 903.395 3497.630 904.575 ;
RECT 3498.050 903.395 3499.230 904.575 ;
RECT 3490.450 899.875 3491.630 901.055 ;
RECT 3492.050 899.875 3493.230 901.055 ;
RECT 3490.450 870.910 3491.630 872.090 ;
RECT 3492.050 870.910 3493.230 872.090 ;
RECT 3490.430 854.010 3491.610 855.190 ;
RECT 3492.030 854.010 3493.210 855.190 ;
RECT 3496.430 879.360 3497.610 880.540 ;
RECT 3498.030 879.360 3499.210 880.540 ;
RECT 3496.460 862.450 3497.640 863.630 ;
RECT 3498.060 862.450 3499.240 863.630 ;
RECT 3549.255 884.585 3550.435 885.765 ;
RECT 3550.855 884.585 3552.035 885.765 ;
RECT 3549.265 867.665 3550.445 868.845 ;
RECT 3550.865 867.665 3552.045 868.845 ;
RECT 3549.275 850.795 3550.455 851.975 ;
RECT 3550.875 850.795 3552.055 851.975 ;
RECT 3555.265 876.105 3556.445 877.285 ;
RECT 3556.865 876.105 3558.045 877.285 ;
RECT 3555.235 859.305 3556.415 860.485 ;
RECT 3556.835 859.305 3558.015 860.485 ;
RECT 3496.450 845.540 3497.630 846.720 ;
RECT 3498.050 845.540 3499.230 846.720 ;
RECT 3555.245 842.355 3556.425 843.535 ;
RECT 3556.845 842.355 3558.025 843.535 ;
RECT 3490.430 837.110 3491.610 838.290 ;
RECT 3492.030 837.110 3493.210 838.290 ;
RECT 3377.555 693.795 3381.935 698.175 ;
RECT 3359.025 685.705 3363.405 690.085 ;
RECT 3496.450 677.395 3497.630 678.575 ;
RECT 3498.050 677.395 3499.230 678.575 ;
RECT 3490.450 673.875 3491.630 675.055 ;
RECT 3492.050 673.875 3493.230 675.055 ;
RECT 3490.450 644.910 3491.630 646.090 ;
RECT 3492.050 644.910 3493.230 646.090 ;
RECT 3490.430 628.010 3491.610 629.190 ;
RECT 3492.030 628.010 3493.210 629.190 ;
RECT 3496.430 653.360 3497.610 654.540 ;
RECT 3498.030 653.360 3499.210 654.540 ;
RECT 3496.460 636.450 3497.640 637.630 ;
RECT 3498.060 636.450 3499.240 637.630 ;
RECT 3549.255 658.585 3550.435 659.765 ;
RECT 3550.855 658.585 3552.035 659.765 ;
RECT 3549.265 641.665 3550.445 642.845 ;
RECT 3550.865 641.665 3552.045 642.845 ;
RECT 3549.275 624.795 3550.455 625.975 ;
RECT 3550.875 624.795 3552.055 625.975 ;
RECT 3555.265 650.105 3556.445 651.285 ;
RECT 3556.865 650.105 3558.045 651.285 ;
RECT 3555.235 633.305 3556.415 634.485 ;
RECT 3556.835 633.305 3558.015 634.485 ;
RECT 3496.450 619.540 3497.630 620.720 ;
RECT 3498.050 619.540 3499.230 620.720 ;
RECT 3555.245 616.355 3556.425 617.535 ;
RECT 3556.845 616.355 3558.025 617.535 ;
RECT 3490.430 611.110 3491.610 612.290 ;
RECT 3492.030 611.110 3493.210 612.290 ;
RECT 643.800 206.700 644.980 207.880 ;
RECT 645.405 206.700 646.585 207.880 ;
RECT 716.920 206.700 718.100 207.880 ;
RECT 651.460 203.310 652.640 204.490 ;
RECT 653.065 203.310 654.245 204.490 ;
RECT 723.420 203.310 724.600 204.490 ;
LAYER met5 ;
Caravan top lvs (#67) * - update caravan configuration * change correct gpio_default blocks instance names * implement powerrouting work around * place spare logic blocks * keep the history of runs and sym link last/final one * - update caravan mag, def and gl views - add fake power routing cell in the rtl as a placeholder for openlane to prevent routing on that cell - fix some syntax errors in chip_io_alt - match simple_por lef pins with mag by regenerating it * Apply automatic changes to Manifest and README.rst * add caravan power routing lef * - update mag and def view of caravan - add_macro_placement for fake cell * Added back the power routing to Caravan, fixed DRC errors, ran LVS, corrected placement of isolated substrate regions, and replaced the signal routing for the analog lines. Be aware that merging with main may cause issues with the mgmt_protect.mag file and its subcells mprj2_logic_high.mag and mprj_logic_high.mag. It may be worth cherry-picking the files to merge and exclude those layouts. Co-authored-by: kareem <kareem.farid@efabless.com> Co-authored-by: kareefardi <kareefardi@users.noreply.github.com> Co-authored-by: Jeff DiCorpo <42048757+jeffdi@users.noreply.github.com>
2022-04-14 17:05:16 -05:00
RECT 3376.990 4512.240 3382.400 4517.730 ;
RECT 3358.460 4504.150 3363.870 4509.640 ;
RECT 3495.740 4497.780 3499.870 4497.840 ;
RECT 3495.740 4496.180 3517.580 4497.780 ;
RECT 3495.740 4496.125 3499.870 4496.180 ;
RECT 3489.685 4494.280 3493.815 4494.355 ;
RECT 3489.520 4492.680 3517.580 4494.280 ;
RECT 3489.685 4492.640 3493.815 4492.680 ;
RECT 3548.530 4478.990 3552.715 4479.075 ;
RECT 3546.220 4477.390 3552.830 4478.990 ;
RECT 3548.530 4477.300 3552.715 4477.390 ;
RECT 3495.580 4473.750 3499.905 4473.850 ;
RECT 3495.580 4472.150 3502.010 4473.750 ;
RECT 3495.580 4472.080 3499.905 4472.150 ;
RECT 3554.535 4470.540 3558.720 4470.620 ;
RECT 3546.220 4468.940 3558.890 4470.540 ;
RECT 3554.535 4468.845 3558.720 4468.940 ;
RECT 3489.595 4465.300 3493.920 4465.360 ;
RECT 3489.595 4463.700 3502.010 4465.300 ;
RECT 3489.595 4463.590 3493.920 4463.700 ;
RECT 3548.505 4462.090 3552.690 4462.205 ;
RECT 3546.220 4460.490 3552.800 4462.090 ;
RECT 3548.505 4460.430 3552.690 4460.490 ;
RECT 3495.695 4456.850 3500.020 4456.935 ;
RECT 3495.695 4455.250 3502.010 4456.850 ;
RECT 3495.695 4455.165 3500.020 4455.250 ;
RECT 3554.480 4453.640 3558.890 4453.750 ;
RECT 3546.220 4452.140 3558.890 4453.640 ;
RECT 3546.220 4452.060 3558.885 4452.140 ;
RECT 3546.220 4452.040 3558.880 4452.060 ;
RECT 3489.600 4448.400 3493.925 4448.460 ;
RECT 3489.600 4446.800 3502.010 4448.400 ;
RECT 3489.600 4446.690 3493.925 4446.800 ;
RECT 3548.510 4445.190 3552.690 4445.280 ;
RECT 3546.060 4443.590 3552.690 4445.190 ;
RECT 3548.510 4443.480 3552.690 4443.590 ;
RECT 3495.600 4439.950 3499.925 4440.055 ;
RECT 3495.600 4438.350 3502.010 4439.950 ;
RECT 3495.600 4438.285 3499.925 4438.350 ;
RECT 3554.475 4436.740 3558.660 4436.820 ;
RECT 3546.060 4435.140 3558.660 4436.740 ;
RECT 3554.475 4435.045 3558.660 4435.140 ;
RECT 3489.630 4431.500 3493.955 4431.600 ;
RECT 3489.630 4429.900 3502.010 4431.500 ;
RECT 3489.630 4429.830 3493.955 4429.900 ;
Caravan redesign (#321) * Fixed caravan top level power routing and updated views for mag, gds and lef * caravan(rtl): updates ~ typos fix - remove unused pin in chip_io_alt + add caravan_power_routing verilog * Apply automatic changes to Manifest and README.rst * ~ update caravan openlane configs to add extra cell references ~ correct placment and cell names of some macro in caravan interactive script * reharden: caravan + add non functional blocks + add an initial iteration of caravan * Apply automatic changes to Manifest and README.rst * Revert "Fixed caravan top level power routing and updated views for mag, gds and lef" This reverts commit 70628f748af35aaeae06829b05b2c28a49648fc2. * fixed caravan top level power routing * reharden: caravan based on new power routing ~ guard rtl chip_io power pins in the power macro guard * Apply automatic changes to Manifest and README.rst * fixed caravan top level power routing * rehadren: caravan + add caravan signal routing to openlane run ~ change rtl to guard power and analog against routing by openlane by ifndef TOP_ROUTING ~ add pr bounadry for caravan signal routing to fix origin issues * Apply automatic changes to Manifest and README.rst * fix power connection in buffering block and regenerate gl * Apply automatic changes to Manifest and README.rst * updated views for caravan * Added extract unique to lvs-gds-cell target. (#313) * This fixes errors in the top level RTL of caravan that failed to hook up the buffers through the SoC correctly. * Apply automatic changes to Manifest and README.rst * reharden: caravan ~ rtl updated * fixed caravan mag top level * updated views for caravan + signoff * fixed top level cell name * fix syntax error related to signal initialization place in caravan (#319) * fix syntax error related to signal initialization place in caravan- fixed in caravel in another commit * Apply automatic changes to Manifest and README.rst Co-authored-by: M0stafaRady <M0stafaRady@users.noreply.github.com> * Apply automatic changes to Manifest and README.rst Co-authored-by: Marwan Abbas <marwaneltoukhy@aucegypt.edu> Co-authored-by: kareem <kareem.farid@efabless.com> Co-authored-by: kareefardi <kareefardi@users.noreply.github.com> Co-authored-by: Mitch Bailey <d-m-bailey@users.noreply.github.com> Co-authored-by: Tim Edwards <tim@opencircuitdesign.com> Co-authored-by: RTimothyEdwards <RTimothyEdwards@users.noreply.github.com> Co-authored-by: Marwan Abbas <67271180+marwaneltoukhy@users.noreply.github.com> Co-authored-by: M0stafaRady <107422726+M0stafaRady@users.noreply.github.com> Co-authored-by: M0stafaRady <M0stafaRady@users.noreply.github.com> Co-authored-by: jeffdi <jeffdi@users.noreply.github.com>
2022-10-21 09:37:41 -05:00
RECT 89.230 4100.780 93.425 4100.895 ;
RECT 71.550 4099.180 93.425 4100.780 ;
RECT 89.230 4099.090 93.425 4099.180 ;
RECT 95.260 4097.280 99.455 4097.350 ;
RECT 71.550 4095.680 99.610 4097.280 ;
RECT 95.260 4095.545 99.455 4095.680 ;
RECT 89.245 4076.750 93.455 4076.840 ;
RECT 87.120 4075.150 93.540 4076.750 ;
RECT 89.245 4075.040 93.455 4075.150 ;
RECT 95.280 4068.300 99.490 4068.365 ;
RECT 87.120 4066.700 99.500 4068.300 ;
RECT 95.280 4066.620 99.490 4066.700 ;
RECT 89.285 4059.850 93.495 4059.890 ;
RECT 87.120 4058.250 93.495 4059.850 ;
RECT 89.285 4058.145 93.495 4058.250 ;
RECT 95.265 4051.400 99.475 4051.475 ;
RECT 87.120 4049.800 99.500 4051.400 ;
RECT 95.265 4049.730 99.475 4049.800 ;
RECT 89.265 4042.950 93.475 4043.025 ;
RECT 87.120 4041.350 93.510 4042.950 ;
RECT 89.265 4041.280 93.475 4041.350 ;
RECT 95.310 4034.500 99.520 4034.575 ;
RECT 87.120 4032.900 99.520 4034.500 ;
RECT 95.310 4032.830 99.520 4032.900 ;
RECT 89.230 3884.780 93.425 3884.895 ;
RECT 71.550 3883.180 93.425 3884.780 ;
RECT 89.230 3883.090 93.425 3883.180 ;
RECT 95.260 3881.280 99.455 3881.350 ;
RECT 71.550 3879.680 99.610 3881.280 ;
RECT 95.260 3879.545 99.455 3879.680 ;
RECT 89.245 3860.750 93.455 3860.840 ;
RECT 87.120 3859.150 93.540 3860.750 ;
RECT 89.245 3859.040 93.455 3859.150 ;
RECT 95.280 3852.300 99.490 3852.365 ;
RECT 87.120 3850.700 99.500 3852.300 ;
RECT 95.280 3850.620 99.490 3850.700 ;
RECT 89.285 3843.850 93.495 3843.890 ;
RECT 87.120 3842.250 93.495 3843.850 ;
RECT 89.285 3842.145 93.495 3842.250 ;
RECT 95.265 3835.400 99.475 3835.475 ;
RECT 87.120 3833.800 99.500 3835.400 ;
RECT 95.265 3833.730 99.475 3833.800 ;
RECT 89.265 3826.950 93.475 3827.025 ;
RECT 87.120 3825.350 93.510 3826.950 ;
RECT 89.265 3825.280 93.475 3825.350 ;
RECT 95.310 3818.500 99.520 3818.575 ;
RECT 87.120 3816.900 99.520 3818.500 ;
RECT 95.310 3816.830 99.520 3816.900 ;
RECT 89.230 3668.780 93.425 3668.895 ;
RECT 71.550 3667.180 93.425 3668.780 ;
RECT 89.230 3667.090 93.425 3667.180 ;
RECT 95.260 3665.280 99.455 3665.350 ;
RECT 71.550 3663.680 99.610 3665.280 ;
RECT 95.260 3663.545 99.455 3663.680 ;
RECT 89.245 3644.750 93.455 3644.840 ;
RECT 87.120 3643.150 93.540 3644.750 ;
RECT 89.245 3643.040 93.455 3643.150 ;
RECT 95.280 3636.300 99.490 3636.365 ;
RECT 87.120 3634.700 99.500 3636.300 ;
RECT 95.280 3634.620 99.490 3634.700 ;
RECT 89.285 3627.850 93.495 3627.890 ;
RECT 87.120 3626.250 93.495 3627.850 ;
RECT 89.285 3626.145 93.495 3626.250 ;
RECT 95.265 3619.400 99.475 3619.475 ;
RECT 87.120 3617.800 99.500 3619.400 ;
RECT 95.265 3617.730 99.475 3617.800 ;
RECT 89.265 3610.950 93.475 3611.025 ;
RECT 87.120 3609.350 93.510 3610.950 ;
RECT 89.265 3609.280 93.475 3609.350 ;
Caravan top lvs (#67) * - update caravan configuration * change correct gpio_default blocks instance names * implement powerrouting work around * place spare logic blocks * keep the history of runs and sym link last/final one * - update caravan mag, def and gl views - add fake power routing cell in the rtl as a placeholder for openlane to prevent routing on that cell - fix some syntax errors in chip_io_alt - match simple_por lef pins with mag by regenerating it * Apply automatic changes to Manifest and README.rst * add caravan power routing lef * - update mag and def view of caravan - add_macro_placement for fake cell * Added back the power routing to Caravan, fixed DRC errors, ran LVS, corrected placement of isolated substrate regions, and replaced the signal routing for the analog lines. Be aware that merging with main may cause issues with the mgmt_protect.mag file and its subcells mprj2_logic_high.mag and mprj_logic_high.mag. It may be worth cherry-picking the files to merge and exclude those layouts. Co-authored-by: kareem <kareem.farid@efabless.com> Co-authored-by: kareefardi <kareefardi@users.noreply.github.com> Co-authored-by: Jeff DiCorpo <42048757+jeffdi@users.noreply.github.com>
2022-04-14 17:05:16 -05:00
RECT 3377.040 3609.240 3382.450 3614.730 ;
Caravan redesign (#321) * Fixed caravan top level power routing and updated views for mag, gds and lef * caravan(rtl): updates ~ typos fix - remove unused pin in chip_io_alt + add caravan_power_routing verilog * Apply automatic changes to Manifest and README.rst * ~ update caravan openlane configs to add extra cell references ~ correct placment and cell names of some macro in caravan interactive script * reharden: caravan + add non functional blocks + add an initial iteration of caravan * Apply automatic changes to Manifest and README.rst * Revert "Fixed caravan top level power routing and updated views for mag, gds and lef" This reverts commit 70628f748af35aaeae06829b05b2c28a49648fc2. * fixed caravan top level power routing * reharden: caravan based on new power routing ~ guard rtl chip_io power pins in the power macro guard * Apply automatic changes to Manifest and README.rst * fixed caravan top level power routing * rehadren: caravan + add caravan signal routing to openlane run ~ change rtl to guard power and analog against routing by openlane by ifndef TOP_ROUTING ~ add pr bounadry for caravan signal routing to fix origin issues * Apply automatic changes to Manifest and README.rst * fix power connection in buffering block and regenerate gl * Apply automatic changes to Manifest and README.rst * updated views for caravan * Added extract unique to lvs-gds-cell target. (#313) * This fixes errors in the top level RTL of caravan that failed to hook up the buffers through the SoC correctly. * Apply automatic changes to Manifest and README.rst * reharden: caravan ~ rtl updated * fixed caravan mag top level * updated views for caravan + signoff * fixed top level cell name * fix syntax error related to signal initialization place in caravan (#319) * fix syntax error related to signal initialization place in caravan- fixed in caravel in another commit * Apply automatic changes to Manifest and README.rst Co-authored-by: M0stafaRady <M0stafaRady@users.noreply.github.com> * Apply automatic changes to Manifest and README.rst Co-authored-by: Marwan Abbas <marwaneltoukhy@aucegypt.edu> Co-authored-by: kareem <kareem.farid@efabless.com> Co-authored-by: kareefardi <kareefardi@users.noreply.github.com> Co-authored-by: Mitch Bailey <d-m-bailey@users.noreply.github.com> Co-authored-by: Tim Edwards <tim@opencircuitdesign.com> Co-authored-by: RTimothyEdwards <RTimothyEdwards@users.noreply.github.com> Co-authored-by: Marwan Abbas <67271180+marwaneltoukhy@users.noreply.github.com> Co-authored-by: M0stafaRady <107422726+M0stafaRady@users.noreply.github.com> Co-authored-by: M0stafaRady <M0stafaRady@users.noreply.github.com> Co-authored-by: jeffdi <jeffdi@users.noreply.github.com>
2022-10-21 09:37:41 -05:00
RECT 95.310 3602.500 99.520 3602.575 ;
RECT 87.120 3600.900 99.520 3602.500 ;
Caravan top lvs (#67) * - update caravan configuration * change correct gpio_default blocks instance names * implement powerrouting work around * place spare logic blocks * keep the history of runs and sym link last/final one * - update caravan mag, def and gl views - add fake power routing cell in the rtl as a placeholder for openlane to prevent routing on that cell - fix some syntax errors in chip_io_alt - match simple_por lef pins with mag by regenerating it * Apply automatic changes to Manifest and README.rst * add caravan power routing lef * - update mag and def view of caravan - add_macro_placement for fake cell * Added back the power routing to Caravan, fixed DRC errors, ran LVS, corrected placement of isolated substrate regions, and replaced the signal routing for the analog lines. Be aware that merging with main may cause issues with the mgmt_protect.mag file and its subcells mprj2_logic_high.mag and mprj_logic_high.mag. It may be worth cherry-picking the files to merge and exclude those layouts. Co-authored-by: kareem <kareem.farid@efabless.com> Co-authored-by: kareefardi <kareefardi@users.noreply.github.com> Co-authored-by: Jeff DiCorpo <42048757+jeffdi@users.noreply.github.com>
2022-04-14 17:05:16 -05:00
RECT 3358.510 3601.150 3363.920 3606.640 ;
Caravan redesign (#321) * Fixed caravan top level power routing and updated views for mag, gds and lef * caravan(rtl): updates ~ typos fix - remove unused pin in chip_io_alt + add caravan_power_routing verilog * Apply automatic changes to Manifest and README.rst * ~ update caravan openlane configs to add extra cell references ~ correct placment and cell names of some macro in caravan interactive script * reharden: caravan + add non functional blocks + add an initial iteration of caravan * Apply automatic changes to Manifest and README.rst * Revert "Fixed caravan top level power routing and updated views for mag, gds and lef" This reverts commit 70628f748af35aaeae06829b05b2c28a49648fc2. * fixed caravan top level power routing * reharden: caravan based on new power routing ~ guard rtl chip_io power pins in the power macro guard * Apply automatic changes to Manifest and README.rst * fixed caravan top level power routing * rehadren: caravan + add caravan signal routing to openlane run ~ change rtl to guard power and analog against routing by openlane by ifndef TOP_ROUTING ~ add pr bounadry for caravan signal routing to fix origin issues * Apply automatic changes to Manifest and README.rst * fix power connection in buffering block and regenerate gl * Apply automatic changes to Manifest and README.rst * updated views for caravan * Added extract unique to lvs-gds-cell target. (#313) * This fixes errors in the top level RTL of caravan that failed to hook up the buffers through the SoC correctly. * Apply automatic changes to Manifest and README.rst * reharden: caravan ~ rtl updated * fixed caravan mag top level * updated views for caravan + signoff * fixed top level cell name * fix syntax error related to signal initialization place in caravan (#319) * fix syntax error related to signal initialization place in caravan- fixed in caravel in another commit * Apply automatic changes to Manifest and README.rst Co-authored-by: M0stafaRady <M0stafaRady@users.noreply.github.com> * Apply automatic changes to Manifest and README.rst Co-authored-by: Marwan Abbas <marwaneltoukhy@aucegypt.edu> Co-authored-by: kareem <kareem.farid@efabless.com> Co-authored-by: kareefardi <kareefardi@users.noreply.github.com> Co-authored-by: Mitch Bailey <d-m-bailey@users.noreply.github.com> Co-authored-by: Tim Edwards <tim@opencircuitdesign.com> Co-authored-by: RTimothyEdwards <RTimothyEdwards@users.noreply.github.com> Co-authored-by: Marwan Abbas <67271180+marwaneltoukhy@users.noreply.github.com> Co-authored-by: M0stafaRady <107422726+M0stafaRady@users.noreply.github.com> Co-authored-by: M0stafaRady <M0stafaRady@users.noreply.github.com> Co-authored-by: jeffdi <jeffdi@users.noreply.github.com>
2022-10-21 09:37:41 -05:00
RECT 95.310 3600.830 99.520 3600.900 ;
Caravan top lvs (#67) * - update caravan configuration * change correct gpio_default blocks instance names * implement powerrouting work around * place spare logic blocks * keep the history of runs and sym link last/final one * - update caravan mag, def and gl views - add fake power routing cell in the rtl as a placeholder for openlane to prevent routing on that cell - fix some syntax errors in chip_io_alt - match simple_por lef pins with mag by regenerating it * Apply automatic changes to Manifest and README.rst * add caravan power routing lef * - update mag and def view of caravan - add_macro_placement for fake cell * Added back the power routing to Caravan, fixed DRC errors, ran LVS, corrected placement of isolated substrate regions, and replaced the signal routing for the analog lines. Be aware that merging with main may cause issues with the mgmt_protect.mag file and its subcells mprj2_logic_high.mag and mprj_logic_high.mag. It may be worth cherry-picking the files to merge and exclude those layouts. Co-authored-by: kareem <kareem.farid@efabless.com> Co-authored-by: kareefardi <kareefardi@users.noreply.github.com> Co-authored-by: Jeff DiCorpo <42048757+jeffdi@users.noreply.github.com>
2022-04-14 17:05:16 -05:00
RECT 3495.790 3594.780 3499.920 3594.840 ;
RECT 3495.790 3593.180 3517.630 3594.780 ;
RECT 3495.790 3593.125 3499.920 3593.180 ;
RECT 3489.735 3591.280 3493.865 3591.355 ;
RECT 3489.570 3589.680 3517.630 3591.280 ;
RECT 3489.735 3589.640 3493.865 3589.680 ;
RECT 3548.580 3575.990 3552.765 3576.075 ;
RECT 3546.270 3574.390 3552.880 3575.990 ;
RECT 3548.580 3574.300 3552.765 3574.390 ;
RECT 3495.630 3570.750 3499.955 3570.850 ;
RECT 3495.630 3569.150 3502.060 3570.750 ;
RECT 3495.630 3569.080 3499.955 3569.150 ;
RECT 3554.585 3567.540 3558.770 3567.620 ;
RECT 3546.270 3565.940 3558.940 3567.540 ;
RECT 3554.585 3565.845 3558.770 3565.940 ;
RECT 3489.645 3562.300 3493.970 3562.360 ;
RECT 3489.645 3560.700 3502.060 3562.300 ;
RECT 3489.645 3560.590 3493.970 3560.700 ;
RECT 3548.555 3559.090 3552.740 3559.205 ;
RECT 3546.270 3557.490 3552.850 3559.090 ;
RECT 3548.555 3557.430 3552.740 3557.490 ;
RECT 3495.745 3553.850 3500.070 3553.935 ;
RECT 3495.745 3552.250 3502.060 3553.850 ;
RECT 3495.745 3552.165 3500.070 3552.250 ;
RECT 3554.530 3550.640 3558.940 3550.750 ;
RECT 3546.270 3549.140 3558.940 3550.640 ;
RECT 3546.270 3549.060 3558.935 3549.140 ;
RECT 3546.270 3549.040 3558.930 3549.060 ;
RECT 3489.650 3545.400 3493.975 3545.460 ;
RECT 3489.650 3543.800 3502.060 3545.400 ;
RECT 3489.650 3543.690 3493.975 3543.800 ;
RECT 3548.560 3542.190 3552.740 3542.280 ;
RECT 3546.110 3540.590 3552.740 3542.190 ;
RECT 3548.560 3540.480 3552.740 3540.590 ;
RECT 3495.650 3536.950 3499.975 3537.055 ;
RECT 3495.650 3535.350 3502.060 3536.950 ;
RECT 3495.650 3535.285 3499.975 3535.350 ;
RECT 3554.525 3533.740 3558.710 3533.820 ;
RECT 3546.110 3532.140 3558.710 3533.740 ;
RECT 3554.525 3532.045 3558.710 3532.140 ;
RECT 3489.680 3528.500 3494.005 3528.600 ;
RECT 3489.680 3526.900 3502.060 3528.500 ;
RECT 3489.680 3526.830 3494.005 3526.900 ;
Caravan redesign (#321) * Fixed caravan top level power routing and updated views for mag, gds and lef * caravan(rtl): updates ~ typos fix - remove unused pin in chip_io_alt + add caravan_power_routing verilog * Apply automatic changes to Manifest and README.rst * ~ update caravan openlane configs to add extra cell references ~ correct placment and cell names of some macro in caravan interactive script * reharden: caravan + add non functional blocks + add an initial iteration of caravan * Apply automatic changes to Manifest and README.rst * Revert "Fixed caravan top level power routing and updated views for mag, gds and lef" This reverts commit 70628f748af35aaeae06829b05b2c28a49648fc2. * fixed caravan top level power routing * reharden: caravan based on new power routing ~ guard rtl chip_io power pins in the power macro guard * Apply automatic changes to Manifest and README.rst * fixed caravan top level power routing * rehadren: caravan + add caravan signal routing to openlane run ~ change rtl to guard power and analog against routing by openlane by ifndef TOP_ROUTING ~ add pr bounadry for caravan signal routing to fix origin issues * Apply automatic changes to Manifest and README.rst * fix power connection in buffering block and regenerate gl * Apply automatic changes to Manifest and README.rst * updated views for caravan * Added extract unique to lvs-gds-cell target. (#313) * This fixes errors in the top level RTL of caravan that failed to hook up the buffers through the SoC correctly. * Apply automatic changes to Manifest and README.rst * reharden: caravan ~ rtl updated * fixed caravan mag top level * updated views for caravan + signoff * fixed top level cell name * fix syntax error related to signal initialization place in caravan (#319) * fix syntax error related to signal initialization place in caravan- fixed in caravel in another commit * Apply automatic changes to Manifest and README.rst Co-authored-by: M0stafaRady <M0stafaRady@users.noreply.github.com> * Apply automatic changes to Manifest and README.rst Co-authored-by: Marwan Abbas <marwaneltoukhy@aucegypt.edu> Co-authored-by: kareem <kareem.farid@efabless.com> Co-authored-by: kareefardi <kareefardi@users.noreply.github.com> Co-authored-by: Mitch Bailey <d-m-bailey@users.noreply.github.com> Co-authored-by: Tim Edwards <tim@opencircuitdesign.com> Co-authored-by: RTimothyEdwards <RTimothyEdwards@users.noreply.github.com> Co-authored-by: Marwan Abbas <67271180+marwaneltoukhy@users.noreply.github.com> Co-authored-by: M0stafaRady <107422726+M0stafaRady@users.noreply.github.com> Co-authored-by: M0stafaRady <M0stafaRady@users.noreply.github.com> Co-authored-by: jeffdi <jeffdi@users.noreply.github.com>
2022-10-21 09:37:41 -05:00
RECT 89.230 3452.780 93.425 3452.895 ;
RECT 71.550 3451.180 93.425 3452.780 ;
RECT 89.230 3451.090 93.425 3451.180 ;
RECT 95.260 3449.280 99.455 3449.350 ;
RECT 71.550 3447.680 99.610 3449.280 ;
RECT 95.260 3447.545 99.455 3447.680 ;
RECT 89.245 3428.750 93.455 3428.840 ;
RECT 87.120 3427.150 93.540 3428.750 ;
RECT 89.245 3427.040 93.455 3427.150 ;
RECT 95.280 3420.300 99.490 3420.365 ;
RECT 87.120 3418.700 99.500 3420.300 ;
RECT 95.280 3418.620 99.490 3418.700 ;
RECT 89.285 3411.850 93.495 3411.890 ;
RECT 87.120 3410.250 93.495 3411.850 ;
RECT 89.285 3410.145 93.495 3410.250 ;
RECT 95.265 3403.400 99.475 3403.475 ;
RECT 87.120 3401.800 99.500 3403.400 ;
RECT 95.265 3401.730 99.475 3401.800 ;
RECT 89.265 3394.950 93.475 3395.025 ;
RECT 87.120 3393.350 93.510 3394.950 ;
RECT 89.265 3393.280 93.475 3393.350 ;
RECT 95.310 3386.500 99.520 3386.575 ;
RECT 87.120 3384.900 99.520 3386.500 ;
RECT 95.310 3384.830 99.520 3384.900 ;
Caravan top lvs (#67) * - update caravan configuration * change correct gpio_default blocks instance names * implement powerrouting work around * place spare logic blocks * keep the history of runs and sym link last/final one * - update caravan mag, def and gl views - add fake power routing cell in the rtl as a placeholder for openlane to prevent routing on that cell - fix some syntax errors in chip_io_alt - match simple_por lef pins with mag by regenerating it * Apply automatic changes to Manifest and README.rst * add caravan power routing lef * - update mag and def view of caravan - add_macro_placement for fake cell * Added back the power routing to Caravan, fixed DRC errors, ran LVS, corrected placement of isolated substrate regions, and replaced the signal routing for the analog lines. Be aware that merging with main may cause issues with the mgmt_protect.mag file and its subcells mprj2_logic_high.mag and mprj_logic_high.mag. It may be worth cherry-picking the files to merge and exclude those layouts. Co-authored-by: kareem <kareem.farid@efabless.com> Co-authored-by: kareefardi <kareefardi@users.noreply.github.com> Co-authored-by: Jeff DiCorpo <42048757+jeffdi@users.noreply.github.com>
2022-04-14 17:05:16 -05:00
RECT 3377.040 3383.240 3382.450 3388.730 ;
RECT 3358.510 3375.150 3363.920 3380.640 ;
RECT 3495.790 3368.780 3499.920 3368.840 ;
RECT 3495.790 3367.180 3517.630 3368.780 ;
RECT 3495.790 3367.125 3499.920 3367.180 ;
RECT 3489.735 3365.280 3493.865 3365.355 ;
RECT 3489.570 3363.680 3517.630 3365.280 ;
RECT 3489.735 3363.640 3493.865 3363.680 ;
RECT 3548.580 3349.990 3552.765 3350.075 ;
RECT 3546.270 3348.390 3552.880 3349.990 ;
RECT 3548.580 3348.300 3552.765 3348.390 ;
RECT 3495.630 3344.750 3499.955 3344.850 ;
RECT 3495.630 3343.150 3502.060 3344.750 ;
RECT 3495.630 3343.080 3499.955 3343.150 ;
RECT 3554.585 3341.540 3558.770 3341.620 ;
RECT 3546.270 3339.940 3558.940 3341.540 ;
RECT 3554.585 3339.845 3558.770 3339.940 ;
RECT 3489.645 3336.300 3493.970 3336.360 ;
RECT 3489.645 3334.700 3502.060 3336.300 ;
RECT 3489.645 3334.590 3493.970 3334.700 ;
RECT 3548.555 3333.090 3552.740 3333.205 ;
RECT 3546.270 3331.490 3552.850 3333.090 ;
RECT 3548.555 3331.430 3552.740 3331.490 ;
RECT 3495.745 3327.850 3500.070 3327.935 ;
RECT 3495.745 3326.250 3502.060 3327.850 ;
RECT 3495.745 3326.165 3500.070 3326.250 ;
RECT 3554.530 3324.640 3558.940 3324.750 ;
RECT 3546.270 3323.140 3558.940 3324.640 ;
RECT 3546.270 3323.060 3558.935 3323.140 ;
RECT 3546.270 3323.040 3558.930 3323.060 ;
RECT 3489.650 3319.400 3493.975 3319.460 ;
RECT 3489.650 3317.800 3502.060 3319.400 ;
RECT 3489.650 3317.690 3493.975 3317.800 ;
RECT 3548.560 3316.190 3552.740 3316.280 ;
RECT 3546.110 3314.590 3552.740 3316.190 ;
RECT 3548.560 3314.480 3552.740 3314.590 ;
RECT 3495.650 3310.950 3499.975 3311.055 ;
RECT 3495.650 3309.350 3502.060 3310.950 ;
RECT 3495.650 3309.285 3499.975 3309.350 ;
RECT 3554.525 3307.740 3558.710 3307.820 ;
RECT 3546.110 3306.140 3558.710 3307.740 ;
RECT 3554.525 3306.045 3558.710 3306.140 ;
RECT 3489.680 3302.500 3494.005 3302.600 ;
RECT 3489.680 3300.900 3502.060 3302.500 ;
RECT 3489.680 3300.830 3494.005 3300.900 ;
Caravan redesign (#321) * Fixed caravan top level power routing and updated views for mag, gds and lef * caravan(rtl): updates ~ typos fix - remove unused pin in chip_io_alt + add caravan_power_routing verilog * Apply automatic changes to Manifest and README.rst * ~ update caravan openlane configs to add extra cell references ~ correct placment and cell names of some macro in caravan interactive script * reharden: caravan + add non functional blocks + add an initial iteration of caravan * Apply automatic changes to Manifest and README.rst * Revert "Fixed caravan top level power routing and updated views for mag, gds and lef" This reverts commit 70628f748af35aaeae06829b05b2c28a49648fc2. * fixed caravan top level power routing * reharden: caravan based on new power routing ~ guard rtl chip_io power pins in the power macro guard * Apply automatic changes to Manifest and README.rst * fixed caravan top level power routing * rehadren: caravan + add caravan signal routing to openlane run ~ change rtl to guard power and analog against routing by openlane by ifndef TOP_ROUTING ~ add pr bounadry for caravan signal routing to fix origin issues * Apply automatic changes to Manifest and README.rst * fix power connection in buffering block and regenerate gl * Apply automatic changes to Manifest and README.rst * updated views for caravan * Added extract unique to lvs-gds-cell target. (#313) * This fixes errors in the top level RTL of caravan that failed to hook up the buffers through the SoC correctly. * Apply automatic changes to Manifest and README.rst * reharden: caravan ~ rtl updated * fixed caravan mag top level * updated views for caravan + signoff * fixed top level cell name * fix syntax error related to signal initialization place in caravan (#319) * fix syntax error related to signal initialization place in caravan- fixed in caravel in another commit * Apply automatic changes to Manifest and README.rst Co-authored-by: M0stafaRady <M0stafaRady@users.noreply.github.com> * Apply automatic changes to Manifest and README.rst Co-authored-by: Marwan Abbas <marwaneltoukhy@aucegypt.edu> Co-authored-by: kareem <kareem.farid@efabless.com> Co-authored-by: kareefardi <kareefardi@users.noreply.github.com> Co-authored-by: Mitch Bailey <d-m-bailey@users.noreply.github.com> Co-authored-by: Tim Edwards <tim@opencircuitdesign.com> Co-authored-by: RTimothyEdwards <RTimothyEdwards@users.noreply.github.com> Co-authored-by: Marwan Abbas <67271180+marwaneltoukhy@users.noreply.github.com> Co-authored-by: M0stafaRady <107422726+M0stafaRady@users.noreply.github.com> Co-authored-by: M0stafaRady <M0stafaRady@users.noreply.github.com> Co-authored-by: jeffdi <jeffdi@users.noreply.github.com>
2022-10-21 09:37:41 -05:00
RECT 89.230 3236.780 93.425 3236.895 ;
RECT 71.550 3235.180 93.425 3236.780 ;
RECT 89.230 3235.090 93.425 3235.180 ;
RECT 95.260 3233.280 99.455 3233.350 ;
RECT 71.550 3231.680 99.610 3233.280 ;
RECT 95.260 3231.545 99.455 3231.680 ;
RECT 89.245 3212.750 93.455 3212.840 ;
RECT 87.120 3211.150 93.540 3212.750 ;
RECT 89.245 3211.040 93.455 3211.150 ;
RECT 95.280 3204.300 99.490 3204.365 ;
RECT 87.120 3202.700 99.500 3204.300 ;
RECT 95.280 3202.620 99.490 3202.700 ;
RECT 89.285 3195.850 93.495 3195.890 ;
RECT 87.120 3194.250 93.495 3195.850 ;
RECT 89.285 3194.145 93.495 3194.250 ;
RECT 95.265 3187.400 99.475 3187.475 ;
RECT 87.120 3185.800 99.500 3187.400 ;
RECT 95.265 3185.730 99.475 3185.800 ;
RECT 89.265 3178.950 93.475 3179.025 ;
RECT 87.120 3177.350 93.510 3178.950 ;
RECT 89.265 3177.280 93.475 3177.350 ;
RECT 95.310 3170.500 99.520 3170.575 ;
RECT 87.120 3168.900 99.520 3170.500 ;
RECT 95.310 3168.830 99.520 3168.900 ;
Caravan top lvs (#67) * - update caravan configuration * change correct gpio_default blocks instance names * implement powerrouting work around * place spare logic blocks * keep the history of runs and sym link last/final one * - update caravan mag, def and gl views - add fake power routing cell in the rtl as a placeholder for openlane to prevent routing on that cell - fix some syntax errors in chip_io_alt - match simple_por lef pins with mag by regenerating it * Apply automatic changes to Manifest and README.rst * add caravan power routing lef * - update mag and def view of caravan - add_macro_placement for fake cell * Added back the power routing to Caravan, fixed DRC errors, ran LVS, corrected placement of isolated substrate regions, and replaced the signal routing for the analog lines. Be aware that merging with main may cause issues with the mgmt_protect.mag file and its subcells mprj2_logic_high.mag and mprj_logic_high.mag. It may be worth cherry-picking the files to merge and exclude those layouts. Co-authored-by: kareem <kareem.farid@efabless.com> Co-authored-by: kareefardi <kareefardi@users.noreply.github.com> Co-authored-by: Jeff DiCorpo <42048757+jeffdi@users.noreply.github.com>
2022-04-14 17:05:16 -05:00
RECT 3377.040 3158.240 3382.450 3163.730 ;
RECT 3358.510 3150.150 3363.920 3155.640 ;
RECT 3495.790 3143.780 3499.920 3143.840 ;
RECT 3495.790 3142.180 3517.630 3143.780 ;
RECT 3495.790 3142.125 3499.920 3142.180 ;
RECT 3489.735 3140.280 3493.865 3140.355 ;
RECT 3489.570 3138.680 3517.630 3140.280 ;
RECT 3489.735 3138.640 3493.865 3138.680 ;
RECT 3548.580 3124.990 3552.765 3125.075 ;
RECT 3546.270 3123.390 3552.880 3124.990 ;
RECT 3548.580 3123.300 3552.765 3123.390 ;
RECT 3495.630 3119.750 3499.955 3119.850 ;
RECT 3495.630 3118.150 3502.060 3119.750 ;
RECT 3495.630 3118.080 3499.955 3118.150 ;
RECT 3554.585 3116.540 3558.770 3116.620 ;
RECT 3546.270 3114.940 3558.940 3116.540 ;
RECT 3554.585 3114.845 3558.770 3114.940 ;
RECT 3489.645 3111.300 3493.970 3111.360 ;
RECT 3489.645 3109.700 3502.060 3111.300 ;
RECT 3489.645 3109.590 3493.970 3109.700 ;
RECT 3548.555 3108.090 3552.740 3108.205 ;
RECT 3546.270 3106.490 3552.850 3108.090 ;
RECT 3548.555 3106.430 3552.740 3106.490 ;
RECT 3495.745 3102.850 3500.070 3102.935 ;
RECT 3495.745 3101.250 3502.060 3102.850 ;
RECT 3495.745 3101.165 3500.070 3101.250 ;
RECT 3554.530 3099.640 3558.940 3099.750 ;
RECT 3546.270 3098.140 3558.940 3099.640 ;
RECT 3546.270 3098.060 3558.935 3098.140 ;
RECT 3546.270 3098.040 3558.930 3098.060 ;
RECT 3489.650 3094.400 3493.975 3094.460 ;
RECT 3489.650 3092.800 3502.060 3094.400 ;
RECT 3489.650 3092.690 3493.975 3092.800 ;
RECT 3548.560 3091.190 3552.740 3091.280 ;
RECT 3546.110 3089.590 3552.740 3091.190 ;
RECT 3548.560 3089.480 3552.740 3089.590 ;
RECT 3495.650 3085.950 3499.975 3086.055 ;
RECT 3495.650 3084.350 3502.060 3085.950 ;
RECT 3495.650 3084.285 3499.975 3084.350 ;
RECT 3554.525 3082.740 3558.710 3082.820 ;
RECT 3546.110 3081.140 3558.710 3082.740 ;
RECT 3554.525 3081.045 3558.710 3081.140 ;
RECT 3489.680 3077.500 3494.005 3077.600 ;
RECT 3489.680 3075.900 3502.060 3077.500 ;
RECT 3489.680 3075.830 3494.005 3075.900 ;
Caravan redesign (#321) * Fixed caravan top level power routing and updated views for mag, gds and lef * caravan(rtl): updates ~ typos fix - remove unused pin in chip_io_alt + add caravan_power_routing verilog * Apply automatic changes to Manifest and README.rst * ~ update caravan openlane configs to add extra cell references ~ correct placment and cell names of some macro in caravan interactive script * reharden: caravan + add non functional blocks + add an initial iteration of caravan * Apply automatic changes to Manifest and README.rst * Revert "Fixed caravan top level power routing and updated views for mag, gds and lef" This reverts commit 70628f748af35aaeae06829b05b2c28a49648fc2. * fixed caravan top level power routing * reharden: caravan based on new power routing ~ guard rtl chip_io power pins in the power macro guard * Apply automatic changes to Manifest and README.rst * fixed caravan top level power routing * rehadren: caravan + add caravan signal routing to openlane run ~ change rtl to guard power and analog against routing by openlane by ifndef TOP_ROUTING ~ add pr bounadry for caravan signal routing to fix origin issues * Apply automatic changes to Manifest and README.rst * fix power connection in buffering block and regenerate gl * Apply automatic changes to Manifest and README.rst * updated views for caravan * Added extract unique to lvs-gds-cell target. (#313) * This fixes errors in the top level RTL of caravan that failed to hook up the buffers through the SoC correctly. * Apply automatic changes to Manifest and README.rst * reharden: caravan ~ rtl updated * fixed caravan mag top level * updated views for caravan + signoff * fixed top level cell name * fix syntax error related to signal initialization place in caravan (#319) * fix syntax error related to signal initialization place in caravan- fixed in caravel in another commit * Apply automatic changes to Manifest and README.rst Co-authored-by: M0stafaRady <M0stafaRady@users.noreply.github.com> * Apply automatic changes to Manifest and README.rst Co-authored-by: Marwan Abbas <marwaneltoukhy@aucegypt.edu> Co-authored-by: kareem <kareem.farid@efabless.com> Co-authored-by: kareefardi <kareefardi@users.noreply.github.com> Co-authored-by: Mitch Bailey <d-m-bailey@users.noreply.github.com> Co-authored-by: Tim Edwards <tim@opencircuitdesign.com> Co-authored-by: RTimothyEdwards <RTimothyEdwards@users.noreply.github.com> Co-authored-by: Marwan Abbas <67271180+marwaneltoukhy@users.noreply.github.com> Co-authored-by: M0stafaRady <107422726+M0stafaRady@users.noreply.github.com> Co-authored-by: M0stafaRady <M0stafaRady@users.noreply.github.com> Co-authored-by: jeffdi <jeffdi@users.noreply.github.com>
2022-10-21 09:37:41 -05:00
RECT 89.230 3020.780 93.425 3020.895 ;
RECT 71.550 3019.180 93.425 3020.780 ;
RECT 89.230 3019.090 93.425 3019.180 ;
RECT 95.260 3017.280 99.455 3017.350 ;
RECT 71.550 3015.680 99.610 3017.280 ;
RECT 95.260 3015.545 99.455 3015.680 ;
RECT 89.245 2996.750 93.455 2996.840 ;
RECT 87.120 2995.150 93.540 2996.750 ;
RECT 89.245 2995.040 93.455 2995.150 ;
RECT 95.280 2988.300 99.490 2988.365 ;
RECT 87.120 2986.700 99.500 2988.300 ;
RECT 95.280 2986.620 99.490 2986.700 ;
RECT 89.285 2979.850 93.495 2979.890 ;
RECT 87.120 2978.250 93.495 2979.850 ;
RECT 89.285 2978.145 93.495 2978.250 ;
RECT 95.265 2971.400 99.475 2971.475 ;
RECT 87.120 2969.800 99.500 2971.400 ;
RECT 95.265 2969.730 99.475 2969.800 ;
RECT 89.265 2962.950 93.475 2963.025 ;
RECT 87.120 2961.350 93.510 2962.950 ;
RECT 89.265 2961.280 93.475 2961.350 ;
RECT 95.310 2954.500 99.520 2954.575 ;
RECT 87.120 2952.900 99.520 2954.500 ;
RECT 95.310 2952.830 99.520 2952.900 ;
Caravan top lvs (#67) * - update caravan configuration * change correct gpio_default blocks instance names * implement powerrouting work around * place spare logic blocks * keep the history of runs and sym link last/final one * - update caravan mag, def and gl views - add fake power routing cell in the rtl as a placeholder for openlane to prevent routing on that cell - fix some syntax errors in chip_io_alt - match simple_por lef pins with mag by regenerating it * Apply automatic changes to Manifest and README.rst * add caravan power routing lef * - update mag and def view of caravan - add_macro_placement for fake cell * Added back the power routing to Caravan, fixed DRC errors, ran LVS, corrected placement of isolated substrate regions, and replaced the signal routing for the analog lines. Be aware that merging with main may cause issues with the mgmt_protect.mag file and its subcells mprj2_logic_high.mag and mprj_logic_high.mag. It may be worth cherry-picking the files to merge and exclude those layouts. Co-authored-by: kareem <kareem.farid@efabless.com> Co-authored-by: kareefardi <kareefardi@users.noreply.github.com> Co-authored-by: Jeff DiCorpo <42048757+jeffdi@users.noreply.github.com>
2022-04-14 17:05:16 -05:00
RECT 3377.040 2932.240 3382.450 2937.730 ;
RECT 3358.510 2924.150 3363.920 2929.640 ;
RECT 3495.790 2917.780 3499.920 2917.840 ;
RECT 3495.790 2916.180 3517.630 2917.780 ;
RECT 3495.790 2916.125 3499.920 2916.180 ;
RECT 3489.735 2914.280 3493.865 2914.355 ;
RECT 3489.570 2912.680 3517.630 2914.280 ;
RECT 3489.735 2912.640 3493.865 2912.680 ;
RECT 3548.580 2898.990 3552.765 2899.075 ;
RECT 3546.270 2897.390 3552.880 2898.990 ;
RECT 3548.580 2897.300 3552.765 2897.390 ;
RECT 3495.630 2893.750 3499.955 2893.850 ;
RECT 3495.630 2892.150 3502.060 2893.750 ;
RECT 3495.630 2892.080 3499.955 2892.150 ;
RECT 3554.585 2890.540 3558.770 2890.620 ;
RECT 3546.270 2888.940 3558.940 2890.540 ;
RECT 3554.585 2888.845 3558.770 2888.940 ;
RECT 3489.645 2885.300 3493.970 2885.360 ;
RECT 3489.645 2883.700 3502.060 2885.300 ;
RECT 3489.645 2883.590 3493.970 2883.700 ;
RECT 3548.555 2882.090 3552.740 2882.205 ;
RECT 3546.270 2880.490 3552.850 2882.090 ;
RECT 3548.555 2880.430 3552.740 2880.490 ;
RECT 3495.745 2876.850 3500.070 2876.935 ;
RECT 3495.745 2875.250 3502.060 2876.850 ;
RECT 3495.745 2875.165 3500.070 2875.250 ;
RECT 3554.530 2873.640 3558.940 2873.750 ;
RECT 3546.270 2872.140 3558.940 2873.640 ;
RECT 3546.270 2872.060 3558.935 2872.140 ;
RECT 3546.270 2872.040 3558.930 2872.060 ;
RECT 3489.650 2868.400 3493.975 2868.460 ;
RECT 3489.650 2866.800 3502.060 2868.400 ;
RECT 3489.650 2866.690 3493.975 2866.800 ;
RECT 3548.560 2865.190 3552.740 2865.280 ;
RECT 3546.110 2863.590 3552.740 2865.190 ;
RECT 3548.560 2863.480 3552.740 2863.590 ;
RECT 3495.650 2859.950 3499.975 2860.055 ;
RECT 3495.650 2858.350 3502.060 2859.950 ;
RECT 3495.650 2858.285 3499.975 2858.350 ;
RECT 3554.525 2856.740 3558.710 2856.820 ;
RECT 3546.110 2855.140 3558.710 2856.740 ;
RECT 3554.525 2855.045 3558.710 2855.140 ;
RECT 3489.680 2851.500 3494.005 2851.600 ;
RECT 3489.680 2849.900 3502.060 2851.500 ;
RECT 3489.680 2849.830 3494.005 2849.900 ;
Caravan redesign (#321) * Fixed caravan top level power routing and updated views for mag, gds and lef * caravan(rtl): updates ~ typos fix - remove unused pin in chip_io_alt + add caravan_power_routing verilog * Apply automatic changes to Manifest and README.rst * ~ update caravan openlane configs to add extra cell references ~ correct placment and cell names of some macro in caravan interactive script * reharden: caravan + add non functional blocks + add an initial iteration of caravan * Apply automatic changes to Manifest and README.rst * Revert "Fixed caravan top level power routing and updated views for mag, gds and lef" This reverts commit 70628f748af35aaeae06829b05b2c28a49648fc2. * fixed caravan top level power routing * reharden: caravan based on new power routing ~ guard rtl chip_io power pins in the power macro guard * Apply automatic changes to Manifest and README.rst * fixed caravan top level power routing * rehadren: caravan + add caravan signal routing to openlane run ~ change rtl to guard power and analog against routing by openlane by ifndef TOP_ROUTING ~ add pr bounadry for caravan signal routing to fix origin issues * Apply automatic changes to Manifest and README.rst * fix power connection in buffering block and regenerate gl * Apply automatic changes to Manifest and README.rst * updated views for caravan * Added extract unique to lvs-gds-cell target. (#313) * This fixes errors in the top level RTL of caravan that failed to hook up the buffers through the SoC correctly. * Apply automatic changes to Manifest and README.rst * reharden: caravan ~ rtl updated * fixed caravan mag top level * updated views for caravan + signoff * fixed top level cell name * fix syntax error related to signal initialization place in caravan (#319) * fix syntax error related to signal initialization place in caravan- fixed in caravel in another commit * Apply automatic changes to Manifest and README.rst Co-authored-by: M0stafaRady <M0stafaRady@users.noreply.github.com> * Apply automatic changes to Manifest and README.rst Co-authored-by: Marwan Abbas <marwaneltoukhy@aucegypt.edu> Co-authored-by: kareem <kareem.farid@efabless.com> Co-authored-by: kareefardi <kareefardi@users.noreply.github.com> Co-authored-by: Mitch Bailey <d-m-bailey@users.noreply.github.com> Co-authored-by: Tim Edwards <tim@opencircuitdesign.com> Co-authored-by: RTimothyEdwards <RTimothyEdwards@users.noreply.github.com> Co-authored-by: Marwan Abbas <67271180+marwaneltoukhy@users.noreply.github.com> Co-authored-by: M0stafaRady <107422726+M0stafaRady@users.noreply.github.com> Co-authored-by: M0stafaRady <M0stafaRady@users.noreply.github.com> Co-authored-by: jeffdi <jeffdi@users.noreply.github.com>
2022-10-21 09:37:41 -05:00
RECT 89.230 2804.780 93.425 2804.895 ;
RECT 71.550 2803.180 93.425 2804.780 ;
RECT 89.230 2803.090 93.425 2803.180 ;
RECT 95.260 2801.280 99.455 2801.350 ;
RECT 71.550 2799.680 99.610 2801.280 ;
RECT 95.260 2799.545 99.455 2799.680 ;
RECT 89.245 2780.750 93.455 2780.840 ;
RECT 87.120 2779.150 93.540 2780.750 ;
RECT 89.245 2779.040 93.455 2779.150 ;
RECT 95.280 2772.300 99.490 2772.365 ;
RECT 87.120 2770.700 99.500 2772.300 ;
RECT 95.280 2770.620 99.490 2770.700 ;
RECT 89.285 2763.850 93.495 2763.890 ;
RECT 87.120 2762.250 93.495 2763.850 ;
RECT 89.285 2762.145 93.495 2762.250 ;
RECT 95.265 2755.400 99.475 2755.475 ;
RECT 87.120 2753.800 99.500 2755.400 ;
RECT 95.265 2753.730 99.475 2753.800 ;
RECT 89.265 2746.950 93.475 2747.025 ;
RECT 87.120 2745.350 93.510 2746.950 ;
RECT 89.265 2745.280 93.475 2745.350 ;
RECT 95.310 2738.500 99.520 2738.575 ;
RECT 87.120 2736.900 99.520 2738.500 ;
RECT 95.310 2736.830 99.520 2736.900 ;
Caravan top lvs (#67) * - update caravan configuration * change correct gpio_default blocks instance names * implement powerrouting work around * place spare logic blocks * keep the history of runs and sym link last/final one * - update caravan mag, def and gl views - add fake power routing cell in the rtl as a placeholder for openlane to prevent routing on that cell - fix some syntax errors in chip_io_alt - match simple_por lef pins with mag by regenerating it * Apply automatic changes to Manifest and README.rst * add caravan power routing lef * - update mag and def view of caravan - add_macro_placement for fake cell * Added back the power routing to Caravan, fixed DRC errors, ran LVS, corrected placement of isolated substrate regions, and replaced the signal routing for the analog lines. Be aware that merging with main may cause issues with the mgmt_protect.mag file and its subcells mprj2_logic_high.mag and mprj_logic_high.mag. It may be worth cherry-picking the files to merge and exclude those layouts. Co-authored-by: kareem <kareem.farid@efabless.com> Co-authored-by: kareefardi <kareefardi@users.noreply.github.com> Co-authored-by: Jeff DiCorpo <42048757+jeffdi@users.noreply.github.com>
2022-04-14 17:05:16 -05:00
RECT 3377.040 2707.240 3382.450 2712.730 ;
RECT 3358.510 2699.150 3363.920 2704.640 ;
RECT 3495.790 2692.780 3499.920 2692.840 ;
RECT 3495.790 2691.180 3517.630 2692.780 ;
RECT 3495.790 2691.125 3499.920 2691.180 ;
RECT 3489.735 2689.280 3493.865 2689.355 ;
RECT 3489.570 2687.680 3517.630 2689.280 ;
RECT 3489.735 2687.640 3493.865 2687.680 ;
RECT 3548.580 2673.990 3552.765 2674.075 ;
RECT 3546.270 2672.390 3552.880 2673.990 ;
RECT 3548.580 2672.300 3552.765 2672.390 ;
RECT 3495.630 2668.750 3499.955 2668.850 ;
RECT 3495.630 2667.150 3502.060 2668.750 ;
RECT 3495.630 2667.080 3499.955 2667.150 ;
RECT 3554.585 2665.540 3558.770 2665.620 ;
RECT 3546.270 2663.940 3558.940 2665.540 ;
RECT 3554.585 2663.845 3558.770 2663.940 ;
RECT 3489.645 2660.300 3493.970 2660.360 ;
RECT 3489.645 2658.700 3502.060 2660.300 ;
RECT 3489.645 2658.590 3493.970 2658.700 ;
RECT 3548.555 2657.090 3552.740 2657.205 ;
RECT 3546.270 2655.490 3552.850 2657.090 ;
RECT 3548.555 2655.430 3552.740 2655.490 ;
RECT 3495.745 2651.850 3500.070 2651.935 ;
RECT 3495.745 2650.250 3502.060 2651.850 ;
RECT 3495.745 2650.165 3500.070 2650.250 ;
RECT 3554.530 2648.640 3558.940 2648.750 ;
RECT 3546.270 2647.140 3558.940 2648.640 ;
RECT 3546.270 2647.060 3558.935 2647.140 ;
RECT 3546.270 2647.040 3558.930 2647.060 ;
RECT 3489.650 2643.400 3493.975 2643.460 ;
RECT 3489.650 2641.800 3502.060 2643.400 ;
RECT 3489.650 2641.690 3493.975 2641.800 ;
RECT 3548.560 2640.190 3552.740 2640.280 ;
RECT 3546.110 2638.590 3552.740 2640.190 ;
RECT 3548.560 2638.480 3552.740 2638.590 ;
RECT 3495.650 2634.950 3499.975 2635.055 ;
RECT 3495.650 2633.350 3502.060 2634.950 ;
RECT 3495.650 2633.285 3499.975 2633.350 ;
RECT 3554.525 2631.740 3558.710 2631.820 ;
RECT 3546.110 2630.140 3558.710 2631.740 ;
RECT 3554.525 2630.045 3558.710 2630.140 ;
RECT 3489.680 2626.500 3494.005 2626.600 ;
RECT 3489.680 2624.900 3502.060 2626.500 ;
RECT 3489.680 2624.830 3494.005 2624.900 ;
RECT 3377.040 2487.240 3382.450 2492.730 ;
RECT 3358.510 2479.150 3363.920 2484.640 ;
RECT 3495.790 2472.780 3499.920 2472.840 ;
RECT 3495.790 2471.180 3517.630 2472.780 ;
RECT 3495.790 2471.125 3499.920 2471.180 ;
RECT 3489.735 2469.280 3493.865 2469.355 ;
RECT 3489.570 2467.680 3517.630 2469.280 ;
RECT 3489.735 2467.640 3493.865 2467.680 ;
RECT 3548.580 2453.990 3552.765 2454.075 ;
RECT 3546.270 2452.390 3552.880 2453.990 ;
RECT 3548.580 2452.300 3552.765 2452.390 ;
RECT 3495.630 2448.750 3499.955 2448.850 ;
RECT 3495.630 2447.150 3502.060 2448.750 ;
RECT 3495.630 2447.080 3499.955 2447.150 ;
RECT 3554.585 2445.540 3558.770 2445.620 ;
RECT 3546.270 2443.940 3558.940 2445.540 ;
RECT 3554.585 2443.845 3558.770 2443.940 ;
RECT 3489.645 2440.300 3493.970 2440.360 ;
RECT 3489.645 2438.700 3502.060 2440.300 ;
RECT 3489.645 2438.590 3493.970 2438.700 ;
RECT 3548.555 2437.090 3552.740 2437.205 ;
RECT 3546.270 2435.490 3552.850 2437.090 ;
RECT 3548.555 2435.430 3552.740 2435.490 ;
RECT 3495.745 2431.850 3500.070 2431.935 ;
RECT 3495.745 2430.250 3502.060 2431.850 ;
RECT 3495.745 2430.165 3500.070 2430.250 ;
RECT 3554.530 2428.640 3558.940 2428.750 ;
RECT 3546.270 2427.140 3558.940 2428.640 ;
RECT 3546.270 2427.060 3558.935 2427.140 ;
RECT 3546.270 2427.040 3558.930 2427.060 ;
RECT 3489.650 2423.400 3493.975 2423.460 ;
RECT 3489.650 2421.800 3502.060 2423.400 ;
RECT 3489.650 2421.690 3493.975 2421.800 ;
RECT 3548.560 2420.190 3552.740 2420.280 ;
RECT 3546.110 2418.590 3552.740 2420.190 ;
RECT 3548.560 2418.480 3552.740 2418.590 ;
RECT 3495.650 2414.950 3499.975 2415.055 ;
RECT 3495.650 2413.350 3502.060 2414.950 ;
RECT 3495.650 2413.285 3499.975 2413.350 ;
RECT 3554.525 2411.740 3558.710 2411.820 ;
RECT 3546.110 2410.140 3558.710 2411.740 ;
RECT 3554.525 2410.045 3558.710 2410.140 ;
RECT 3489.680 2406.500 3494.005 2406.600 ;
RECT 3489.680 2404.900 3502.060 2406.500 ;
RECT 3489.680 2404.830 3494.005 2404.900 ;
Caravan redesign (#321) * Fixed caravan top level power routing and updated views for mag, gds and lef * caravan(rtl): updates ~ typos fix - remove unused pin in chip_io_alt + add caravan_power_routing verilog * Apply automatic changes to Manifest and README.rst * ~ update caravan openlane configs to add extra cell references ~ correct placment and cell names of some macro in caravan interactive script * reharden: caravan + add non functional blocks + add an initial iteration of caravan * Apply automatic changes to Manifest and README.rst * Revert "Fixed caravan top level power routing and updated views for mag, gds and lef" This reverts commit 70628f748af35aaeae06829b05b2c28a49648fc2. * fixed caravan top level power routing * reharden: caravan based on new power routing ~ guard rtl chip_io power pins in the power macro guard * Apply automatic changes to Manifest and README.rst * fixed caravan top level power routing * rehadren: caravan + add caravan signal routing to openlane run ~ change rtl to guard power and analog against routing by openlane by ifndef TOP_ROUTING ~ add pr bounadry for caravan signal routing to fix origin issues * Apply automatic changes to Manifest and README.rst * fix power connection in buffering block and regenerate gl * Apply automatic changes to Manifest and README.rst * updated views for caravan * Added extract unique to lvs-gds-cell target. (#313) * This fixes errors in the top level RTL of caravan that failed to hook up the buffers through the SoC correctly. * Apply automatic changes to Manifest and README.rst * reharden: caravan ~ rtl updated * fixed caravan mag top level * updated views for caravan + signoff * fixed top level cell name * fix syntax error related to signal initialization place in caravan (#319) * fix syntax error related to signal initialization place in caravan- fixed in caravel in another commit * Apply automatic changes to Manifest and README.rst Co-authored-by: M0stafaRady <M0stafaRady@users.noreply.github.com> * Apply automatic changes to Manifest and README.rst Co-authored-by: Marwan Abbas <marwaneltoukhy@aucegypt.edu> Co-authored-by: kareem <kareem.farid@efabless.com> Co-authored-by: kareefardi <kareefardi@users.noreply.github.com> Co-authored-by: Mitch Bailey <d-m-bailey@users.noreply.github.com> Co-authored-by: Tim Edwards <tim@opencircuitdesign.com> Co-authored-by: RTimothyEdwards <RTimothyEdwards@users.noreply.github.com> Co-authored-by: Marwan Abbas <67271180+marwaneltoukhy@users.noreply.github.com> Co-authored-by: M0stafaRady <107422726+M0stafaRady@users.noreply.github.com> Co-authored-by: M0stafaRady <M0stafaRady@users.noreply.github.com> Co-authored-by: jeffdi <jeffdi@users.noreply.github.com>
2022-10-21 09:37:41 -05:00
RECT 89.230 2166.780 93.425 2166.895 ;
RECT 71.550 2165.180 93.425 2166.780 ;
RECT 89.230 2165.090 93.425 2165.180 ;
RECT 95.260 2163.280 99.455 2163.350 ;
RECT 71.550 2161.680 99.610 2163.280 ;
RECT 95.260 2161.545 99.455 2161.680 ;
RECT 89.245 2142.750 93.455 2142.840 ;
RECT 87.120 2141.150 93.540 2142.750 ;
RECT 89.245 2141.040 93.455 2141.150 ;
RECT 95.280 2134.300 99.490 2134.365 ;
RECT 87.120 2132.700 99.500 2134.300 ;
RECT 95.280 2132.620 99.490 2132.700 ;
RECT 89.285 2125.850 93.495 2125.890 ;
RECT 87.120 2124.250 93.495 2125.850 ;
RECT 89.285 2124.145 93.495 2124.250 ;
RECT 95.265 2117.400 99.475 2117.475 ;
RECT 87.120 2115.800 99.500 2117.400 ;
RECT 95.265 2115.730 99.475 2115.800 ;
RECT 89.265 2108.950 93.475 2109.025 ;
RECT 87.120 2107.350 93.510 2108.950 ;
RECT 89.265 2107.280 93.475 2107.350 ;
RECT 95.310 2100.500 99.520 2100.575 ;
RECT 87.120 2098.900 99.520 2100.500 ;
RECT 95.310 2098.830 99.520 2098.900 ;
Caravan top lvs (#67) * - update caravan configuration * change correct gpio_default blocks instance names * implement powerrouting work around * place spare logic blocks * keep the history of runs and sym link last/final one * - update caravan mag, def and gl views - add fake power routing cell in the rtl as a placeholder for openlane to prevent routing on that cell - fix some syntax errors in chip_io_alt - match simple_por lef pins with mag by regenerating it * Apply automatic changes to Manifest and README.rst * add caravan power routing lef * - update mag and def view of caravan - add_macro_placement for fake cell * Added back the power routing to Caravan, fixed DRC errors, ran LVS, corrected placement of isolated substrate regions, and replaced the signal routing for the analog lines. Be aware that merging with main may cause issues with the mgmt_protect.mag file and its subcells mprj2_logic_high.mag and mprj_logic_high.mag. It may be worth cherry-picking the files to merge and exclude those layouts. Co-authored-by: kareem <kareem.farid@efabless.com> Co-authored-by: kareefardi <kareefardi@users.noreply.github.com> Co-authored-by: Jeff DiCorpo <42048757+jeffdi@users.noreply.github.com>
2022-04-14 17:05:16 -05:00
RECT 3377.040 2046.240 3382.450 2051.730 ;
RECT 3358.510 2038.150 3363.920 2043.640 ;
RECT 3495.790 2031.780 3499.920 2031.840 ;
RECT 3495.790 2030.180 3517.630 2031.780 ;
RECT 3495.790 2030.125 3499.920 2030.180 ;
RECT 3489.735 2028.280 3493.865 2028.355 ;
RECT 3489.570 2026.680 3517.630 2028.280 ;
RECT 3489.735 2026.640 3493.865 2026.680 ;
RECT 3548.580 2012.990 3552.765 2013.075 ;
RECT 3546.270 2011.390 3552.880 2012.990 ;
RECT 3548.580 2011.300 3552.765 2011.390 ;
RECT 3495.630 2007.750 3499.955 2007.850 ;
RECT 3495.630 2006.150 3502.060 2007.750 ;
RECT 3495.630 2006.080 3499.955 2006.150 ;
RECT 3554.585 2004.540 3558.770 2004.620 ;
RECT 3546.270 2002.940 3558.940 2004.540 ;
RECT 3554.585 2002.845 3558.770 2002.940 ;
RECT 3489.645 1999.300 3493.970 1999.360 ;
RECT 3489.645 1997.700 3502.060 1999.300 ;
RECT 3489.645 1997.590 3493.970 1997.700 ;
RECT 3548.555 1996.090 3552.740 1996.205 ;
RECT 3546.270 1994.490 3552.850 1996.090 ;
RECT 3548.555 1994.430 3552.740 1994.490 ;
RECT 3495.745 1990.850 3500.070 1990.935 ;
RECT 3495.745 1989.250 3502.060 1990.850 ;
RECT 3495.745 1989.165 3500.070 1989.250 ;
RECT 3554.530 1987.640 3558.940 1987.750 ;
RECT 3546.270 1986.140 3558.940 1987.640 ;
RECT 3546.270 1986.060 3558.935 1986.140 ;
RECT 3546.270 1986.040 3558.930 1986.060 ;
RECT 3489.650 1982.400 3493.975 1982.460 ;
RECT 3489.650 1980.800 3502.060 1982.400 ;
RECT 3489.650 1980.690 3493.975 1980.800 ;
RECT 3548.560 1979.190 3552.740 1979.280 ;
RECT 3546.110 1977.590 3552.740 1979.190 ;
RECT 3548.560 1977.480 3552.740 1977.590 ;
RECT 3495.650 1973.950 3499.975 1974.055 ;
RECT 3495.650 1972.350 3502.060 1973.950 ;
RECT 3495.650 1972.285 3499.975 1972.350 ;
RECT 3554.525 1970.740 3558.710 1970.820 ;
RECT 3546.110 1969.140 3558.710 1970.740 ;
RECT 3554.525 1969.045 3558.710 1969.140 ;
RECT 3489.680 1965.500 3494.005 1965.600 ;
RECT 3489.680 1963.900 3502.060 1965.500 ;
RECT 3489.680 1963.830 3494.005 1963.900 ;
Caravan redesign (#321) * Fixed caravan top level power routing and updated views for mag, gds and lef * caravan(rtl): updates ~ typos fix - remove unused pin in chip_io_alt + add caravan_power_routing verilog * Apply automatic changes to Manifest and README.rst * ~ update caravan openlane configs to add extra cell references ~ correct placment and cell names of some macro in caravan interactive script * reharden: caravan + add non functional blocks + add an initial iteration of caravan * Apply automatic changes to Manifest and README.rst * Revert "Fixed caravan top level power routing and updated views for mag, gds and lef" This reverts commit 70628f748af35aaeae06829b05b2c28a49648fc2. * fixed caravan top level power routing * reharden: caravan based on new power routing ~ guard rtl chip_io power pins in the power macro guard * Apply automatic changes to Manifest and README.rst * fixed caravan top level power routing * rehadren: caravan + add caravan signal routing to openlane run ~ change rtl to guard power and analog against routing by openlane by ifndef TOP_ROUTING ~ add pr bounadry for caravan signal routing to fix origin issues * Apply automatic changes to Manifest and README.rst * fix power connection in buffering block and regenerate gl * Apply automatic changes to Manifest and README.rst * updated views for caravan * Added extract unique to lvs-gds-cell target. (#313) * This fixes errors in the top level RTL of caravan that failed to hook up the buffers through the SoC correctly. * Apply automatic changes to Manifest and README.rst * reharden: caravan ~ rtl updated * fixed caravan mag top level * updated views for caravan + signoff * fixed top level cell name * fix syntax error related to signal initialization place in caravan (#319) * fix syntax error related to signal initialization place in caravan- fixed in caravel in another commit * Apply automatic changes to Manifest and README.rst Co-authored-by: M0stafaRady <M0stafaRady@users.noreply.github.com> * Apply automatic changes to Manifest and README.rst Co-authored-by: Marwan Abbas <marwaneltoukhy@aucegypt.edu> Co-authored-by: kareem <kareem.farid@efabless.com> Co-authored-by: kareefardi <kareefardi@users.noreply.github.com> Co-authored-by: Mitch Bailey <d-m-bailey@users.noreply.github.com> Co-authored-by: Tim Edwards <tim@opencircuitdesign.com> Co-authored-by: RTimothyEdwards <RTimothyEdwards@users.noreply.github.com> Co-authored-by: Marwan Abbas <67271180+marwaneltoukhy@users.noreply.github.com> Co-authored-by: M0stafaRady <107422726+M0stafaRady@users.noreply.github.com> Co-authored-by: M0stafaRady <M0stafaRady@users.noreply.github.com> Co-authored-by: jeffdi <jeffdi@users.noreply.github.com>
2022-10-21 09:37:41 -05:00
RECT 89.230 1950.780 93.425 1950.895 ;
RECT 71.550 1949.180 93.425 1950.780 ;
RECT 89.230 1949.090 93.425 1949.180 ;
RECT 95.260 1947.280 99.455 1947.350 ;
RECT 71.550 1945.680 99.610 1947.280 ;
RECT 95.260 1945.545 99.455 1945.680 ;
RECT 89.245 1926.750 93.455 1926.840 ;
RECT 87.120 1925.150 93.540 1926.750 ;
RECT 89.245 1925.040 93.455 1925.150 ;
RECT 95.280 1918.300 99.490 1918.365 ;
RECT 87.120 1916.700 99.500 1918.300 ;
RECT 95.280 1916.620 99.490 1916.700 ;
RECT 89.285 1909.850 93.495 1909.890 ;
RECT 87.120 1908.250 93.495 1909.850 ;
RECT 89.285 1908.145 93.495 1908.250 ;
RECT 95.265 1901.400 99.475 1901.475 ;
RECT 87.120 1899.800 99.500 1901.400 ;
RECT 95.265 1899.730 99.475 1899.800 ;
RECT 89.265 1892.950 93.475 1893.025 ;
RECT 87.120 1891.350 93.510 1892.950 ;
RECT 89.265 1891.280 93.475 1891.350 ;
RECT 95.310 1884.500 99.520 1884.575 ;
RECT 87.120 1882.900 99.520 1884.500 ;
RECT 95.310 1882.830 99.520 1882.900 ;
Caravan top lvs (#67) * - update caravan configuration * change correct gpio_default blocks instance names * implement powerrouting work around * place spare logic blocks * keep the history of runs and sym link last/final one * - update caravan mag, def and gl views - add fake power routing cell in the rtl as a placeholder for openlane to prevent routing on that cell - fix some syntax errors in chip_io_alt - match simple_por lef pins with mag by regenerating it * Apply automatic changes to Manifest and README.rst * add caravan power routing lef * - update mag and def view of caravan - add_macro_placement for fake cell * Added back the power routing to Caravan, fixed DRC errors, ran LVS, corrected placement of isolated substrate regions, and replaced the signal routing for the analog lines. Be aware that merging with main may cause issues with the mgmt_protect.mag file and its subcells mprj2_logic_high.mag and mprj_logic_high.mag. It may be worth cherry-picking the files to merge and exclude those layouts. Co-authored-by: kareem <kareem.farid@efabless.com> Co-authored-by: kareefardi <kareefardi@users.noreply.github.com> Co-authored-by: Jeff DiCorpo <42048757+jeffdi@users.noreply.github.com>
2022-04-14 17:05:16 -05:00
RECT 3377.040 1820.240 3382.450 1825.730 ;
RECT 3358.510 1812.150 3363.920 1817.640 ;
RECT 3495.790 1805.780 3499.920 1805.840 ;
RECT 3495.790 1804.180 3517.630 1805.780 ;
RECT 3495.790 1804.125 3499.920 1804.180 ;
RECT 3489.735 1802.280 3493.865 1802.355 ;
RECT 3489.570 1800.680 3517.630 1802.280 ;
RECT 3489.735 1800.640 3493.865 1800.680 ;
RECT 3548.580 1786.990 3552.765 1787.075 ;
RECT 3546.270 1785.390 3552.880 1786.990 ;
RECT 3548.580 1785.300 3552.765 1785.390 ;
RECT 3495.630 1781.750 3499.955 1781.850 ;
RECT 3495.630 1780.150 3502.060 1781.750 ;
RECT 3495.630 1780.080 3499.955 1780.150 ;
RECT 3554.585 1778.540 3558.770 1778.620 ;
RECT 3546.270 1776.940 3558.940 1778.540 ;
RECT 3554.585 1776.845 3558.770 1776.940 ;
RECT 3489.645 1773.300 3493.970 1773.360 ;
RECT 3489.645 1771.700 3502.060 1773.300 ;
RECT 3489.645 1771.590 3493.970 1771.700 ;
RECT 3548.555 1770.090 3552.740 1770.205 ;
RECT 3546.270 1768.490 3552.850 1770.090 ;
RECT 3548.555 1768.430 3552.740 1768.490 ;
RECT 3495.745 1764.850 3500.070 1764.935 ;
RECT 3495.745 1763.250 3502.060 1764.850 ;
RECT 3495.745 1763.165 3500.070 1763.250 ;
RECT 3554.530 1761.640 3558.940 1761.750 ;
RECT 3546.270 1760.140 3558.940 1761.640 ;
RECT 3546.270 1760.060 3558.935 1760.140 ;
RECT 3546.270 1760.040 3558.930 1760.060 ;
RECT 3489.650 1756.400 3493.975 1756.460 ;
RECT 3489.650 1754.800 3502.060 1756.400 ;
RECT 3489.650 1754.690 3493.975 1754.800 ;
RECT 3548.560 1753.190 3552.740 1753.280 ;
RECT 3546.110 1751.590 3552.740 1753.190 ;
RECT 3548.560 1751.480 3552.740 1751.590 ;
RECT 3495.650 1747.950 3499.975 1748.055 ;
RECT 3495.650 1746.350 3502.060 1747.950 ;
RECT 3495.650 1746.285 3499.975 1746.350 ;
RECT 3554.525 1744.740 3558.710 1744.820 ;
RECT 3546.110 1743.140 3558.710 1744.740 ;
RECT 3554.525 1743.045 3558.710 1743.140 ;
RECT 3489.680 1739.500 3494.005 1739.600 ;
RECT 3489.680 1737.900 3502.060 1739.500 ;
RECT 3489.680 1737.830 3494.005 1737.900 ;
Caravan redesign (#321) * Fixed caravan top level power routing and updated views for mag, gds and lef * caravan(rtl): updates ~ typos fix - remove unused pin in chip_io_alt + add caravan_power_routing verilog * Apply automatic changes to Manifest and README.rst * ~ update caravan openlane configs to add extra cell references ~ correct placment and cell names of some macro in caravan interactive script * reharden: caravan + add non functional blocks + add an initial iteration of caravan * Apply automatic changes to Manifest and README.rst * Revert "Fixed caravan top level power routing and updated views for mag, gds and lef" This reverts commit 70628f748af35aaeae06829b05b2c28a49648fc2. * fixed caravan top level power routing * reharden: caravan based on new power routing ~ guard rtl chip_io power pins in the power macro guard * Apply automatic changes to Manifest and README.rst * fixed caravan top level power routing * rehadren: caravan + add caravan signal routing to openlane run ~ change rtl to guard power and analog against routing by openlane by ifndef TOP_ROUTING ~ add pr bounadry for caravan signal routing to fix origin issues * Apply automatic changes to Manifest and README.rst * fix power connection in buffering block and regenerate gl * Apply automatic changes to Manifest and README.rst * updated views for caravan * Added extract unique to lvs-gds-cell target. (#313) * This fixes errors in the top level RTL of caravan that failed to hook up the buffers through the SoC correctly. * Apply automatic changes to Manifest and README.rst * reharden: caravan ~ rtl updated * fixed caravan mag top level * updated views for caravan + signoff * fixed top level cell name * fix syntax error related to signal initialization place in caravan (#319) * fix syntax error related to signal initialization place in caravan- fixed in caravel in another commit * Apply automatic changes to Manifest and README.rst Co-authored-by: M0stafaRady <M0stafaRady@users.noreply.github.com> * Apply automatic changes to Manifest and README.rst Co-authored-by: Marwan Abbas <marwaneltoukhy@aucegypt.edu> Co-authored-by: kareem <kareem.farid@efabless.com> Co-authored-by: kareefardi <kareefardi@users.noreply.github.com> Co-authored-by: Mitch Bailey <d-m-bailey@users.noreply.github.com> Co-authored-by: Tim Edwards <tim@opencircuitdesign.com> Co-authored-by: RTimothyEdwards <RTimothyEdwards@users.noreply.github.com> Co-authored-by: Marwan Abbas <67271180+marwaneltoukhy@users.noreply.github.com> Co-authored-by: M0stafaRady <107422726+M0stafaRady@users.noreply.github.com> Co-authored-by: M0stafaRady <M0stafaRady@users.noreply.github.com> Co-authored-by: jeffdi <jeffdi@users.noreply.github.com>
2022-10-21 09:37:41 -05:00
RECT 89.230 1734.780 93.425 1734.895 ;
RECT 71.550 1733.180 93.425 1734.780 ;
RECT 89.230 1733.090 93.425 1733.180 ;
RECT 95.260 1731.280 99.455 1731.350 ;
RECT 71.550 1729.680 99.610 1731.280 ;
RECT 95.260 1729.545 99.455 1729.680 ;
RECT 89.245 1710.750 93.455 1710.840 ;
RECT 87.120 1709.150 93.540 1710.750 ;
RECT 89.245 1709.040 93.455 1709.150 ;
RECT 95.280 1702.300 99.490 1702.365 ;
RECT 87.120 1700.700 99.500 1702.300 ;
RECT 95.280 1700.620 99.490 1700.700 ;
RECT 89.285 1693.850 93.495 1693.890 ;
RECT 87.120 1692.250 93.495 1693.850 ;
RECT 89.285 1692.145 93.495 1692.250 ;
RECT 95.265 1685.400 99.475 1685.475 ;
RECT 87.120 1683.800 99.500 1685.400 ;
RECT 95.265 1683.730 99.475 1683.800 ;
RECT 89.265 1676.950 93.475 1677.025 ;
RECT 87.120 1675.350 93.510 1676.950 ;
RECT 89.265 1675.280 93.475 1675.350 ;
RECT 95.310 1668.500 99.520 1668.575 ;
RECT 87.120 1666.900 99.520 1668.500 ;
RECT 95.310 1666.830 99.520 1666.900 ;
Caravan top lvs (#67) * - update caravan configuration * change correct gpio_default blocks instance names * implement powerrouting work around * place spare logic blocks * keep the history of runs and sym link last/final one * - update caravan mag, def and gl views - add fake power routing cell in the rtl as a placeholder for openlane to prevent routing on that cell - fix some syntax errors in chip_io_alt - match simple_por lef pins with mag by regenerating it * Apply automatic changes to Manifest and README.rst * add caravan power routing lef * - update mag and def view of caravan - add_macro_placement for fake cell * Added back the power routing to Caravan, fixed DRC errors, ran LVS, corrected placement of isolated substrate regions, and replaced the signal routing for the analog lines. Be aware that merging with main may cause issues with the mgmt_protect.mag file and its subcells mprj2_logic_high.mag and mprj_logic_high.mag. It may be worth cherry-picking the files to merge and exclude those layouts. Co-authored-by: kareem <kareem.farid@efabless.com> Co-authored-by: kareefardi <kareefardi@users.noreply.github.com> Co-authored-by: Jeff DiCorpo <42048757+jeffdi@users.noreply.github.com>
2022-04-14 17:05:16 -05:00
RECT 3377.040 1595.240 3382.450 1600.730 ;
RECT 3358.510 1587.150 3363.920 1592.640 ;
RECT 3495.790 1580.780 3499.920 1580.840 ;
RECT 3495.790 1579.180 3517.630 1580.780 ;
RECT 3495.790 1579.125 3499.920 1579.180 ;
RECT 3489.735 1577.280 3493.865 1577.355 ;
RECT 3489.570 1575.680 3517.630 1577.280 ;
RECT 3489.735 1575.640 3493.865 1575.680 ;
RECT 3548.580 1561.990 3552.765 1562.075 ;
RECT 3546.270 1560.390 3552.880 1561.990 ;
RECT 3548.580 1560.300 3552.765 1560.390 ;
RECT 3495.630 1556.750 3499.955 1556.850 ;
RECT 3495.630 1555.150 3502.060 1556.750 ;
RECT 3495.630 1555.080 3499.955 1555.150 ;
RECT 3554.585 1553.540 3558.770 1553.620 ;
RECT 3546.270 1551.940 3558.940 1553.540 ;
RECT 3554.585 1551.845 3558.770 1551.940 ;
RECT 3489.645 1548.300 3493.970 1548.360 ;
RECT 3489.645 1546.700 3502.060 1548.300 ;
RECT 3489.645 1546.590 3493.970 1546.700 ;
RECT 3548.555 1545.090 3552.740 1545.205 ;
RECT 3546.270 1543.490 3552.850 1545.090 ;
RECT 3548.555 1543.430 3552.740 1543.490 ;
RECT 3495.745 1539.850 3500.070 1539.935 ;
RECT 3495.745 1538.250 3502.060 1539.850 ;
RECT 3495.745 1538.165 3500.070 1538.250 ;
RECT 3554.530 1536.640 3558.940 1536.750 ;
RECT 3546.270 1535.140 3558.940 1536.640 ;
RECT 3546.270 1535.060 3558.935 1535.140 ;
RECT 3546.270 1535.040 3558.930 1535.060 ;
RECT 3489.650 1531.400 3493.975 1531.460 ;
RECT 3489.650 1529.800 3502.060 1531.400 ;
RECT 3489.650 1529.690 3493.975 1529.800 ;
RECT 3548.560 1528.190 3552.740 1528.280 ;
RECT 3546.110 1526.590 3552.740 1528.190 ;
RECT 3548.560 1526.480 3552.740 1526.590 ;
RECT 3495.650 1522.950 3499.975 1523.055 ;
RECT 3495.650 1521.350 3502.060 1522.950 ;
RECT 3495.650 1521.285 3499.975 1521.350 ;
RECT 3554.525 1519.740 3558.710 1519.820 ;
Caravan redesign (#321) * Fixed caravan top level power routing and updated views for mag, gds and lef * caravan(rtl): updates ~ typos fix - remove unused pin in chip_io_alt + add caravan_power_routing verilog * Apply automatic changes to Manifest and README.rst * ~ update caravan openlane configs to add extra cell references ~ correct placment and cell names of some macro in caravan interactive script * reharden: caravan + add non functional blocks + add an initial iteration of caravan * Apply automatic changes to Manifest and README.rst * Revert "Fixed caravan top level power routing and updated views for mag, gds and lef" This reverts commit 70628f748af35aaeae06829b05b2c28a49648fc2. * fixed caravan top level power routing * reharden: caravan based on new power routing ~ guard rtl chip_io power pins in the power macro guard * Apply automatic changes to Manifest and README.rst * fixed caravan top level power routing * rehadren: caravan + add caravan signal routing to openlane run ~ change rtl to guard power and analog against routing by openlane by ifndef TOP_ROUTING ~ add pr bounadry for caravan signal routing to fix origin issues * Apply automatic changes to Manifest and README.rst * fix power connection in buffering block and regenerate gl * Apply automatic changes to Manifest and README.rst * updated views for caravan * Added extract unique to lvs-gds-cell target. (#313) * This fixes errors in the top level RTL of caravan that failed to hook up the buffers through the SoC correctly. * Apply automatic changes to Manifest and README.rst * reharden: caravan ~ rtl updated * fixed caravan mag top level * updated views for caravan + signoff * fixed top level cell name * fix syntax error related to signal initialization place in caravan (#319) * fix syntax error related to signal initialization place in caravan- fixed in caravel in another commit * Apply automatic changes to Manifest and README.rst Co-authored-by: M0stafaRady <M0stafaRady@users.noreply.github.com> * Apply automatic changes to Manifest and README.rst Co-authored-by: Marwan Abbas <marwaneltoukhy@aucegypt.edu> Co-authored-by: kareem <kareem.farid@efabless.com> Co-authored-by: kareefardi <kareefardi@users.noreply.github.com> Co-authored-by: Mitch Bailey <d-m-bailey@users.noreply.github.com> Co-authored-by: Tim Edwards <tim@opencircuitdesign.com> Co-authored-by: RTimothyEdwards <RTimothyEdwards@users.noreply.github.com> Co-authored-by: Marwan Abbas <67271180+marwaneltoukhy@users.noreply.github.com> Co-authored-by: M0stafaRady <107422726+M0stafaRady@users.noreply.github.com> Co-authored-by: M0stafaRady <M0stafaRady@users.noreply.github.com> Co-authored-by: jeffdi <jeffdi@users.noreply.github.com>
2022-10-21 09:37:41 -05:00
RECT 89.230 1518.780 93.425 1518.895 ;
RECT 71.550 1517.180 93.425 1518.780 ;
Caravan top lvs (#67) * - update caravan configuration * change correct gpio_default blocks instance names * implement powerrouting work around * place spare logic blocks * keep the history of runs and sym link last/final one * - update caravan mag, def and gl views - add fake power routing cell in the rtl as a placeholder for openlane to prevent routing on that cell - fix some syntax errors in chip_io_alt - match simple_por lef pins with mag by regenerating it * Apply automatic changes to Manifest and README.rst * add caravan power routing lef * - update mag and def view of caravan - add_macro_placement for fake cell * Added back the power routing to Caravan, fixed DRC errors, ran LVS, corrected placement of isolated substrate regions, and replaced the signal routing for the analog lines. Be aware that merging with main may cause issues with the mgmt_protect.mag file and its subcells mprj2_logic_high.mag and mprj_logic_high.mag. It may be worth cherry-picking the files to merge and exclude those layouts. Co-authored-by: kareem <kareem.farid@efabless.com> Co-authored-by: kareefardi <kareefardi@users.noreply.github.com> Co-authored-by: Jeff DiCorpo <42048757+jeffdi@users.noreply.github.com>
2022-04-14 17:05:16 -05:00
RECT 3546.110 1518.140 3558.710 1519.740 ;
RECT 3554.525 1518.045 3558.710 1518.140 ;
Caravan redesign (#321) * Fixed caravan top level power routing and updated views for mag, gds and lef * caravan(rtl): updates ~ typos fix - remove unused pin in chip_io_alt + add caravan_power_routing verilog * Apply automatic changes to Manifest and README.rst * ~ update caravan openlane configs to add extra cell references ~ correct placment and cell names of some macro in caravan interactive script * reharden: caravan + add non functional blocks + add an initial iteration of caravan * Apply automatic changes to Manifest and README.rst * Revert "Fixed caravan top level power routing and updated views for mag, gds and lef" This reverts commit 70628f748af35aaeae06829b05b2c28a49648fc2. * fixed caravan top level power routing * reharden: caravan based on new power routing ~ guard rtl chip_io power pins in the power macro guard * Apply automatic changes to Manifest and README.rst * fixed caravan top level power routing * rehadren: caravan + add caravan signal routing to openlane run ~ change rtl to guard power and analog against routing by openlane by ifndef TOP_ROUTING ~ add pr bounadry for caravan signal routing to fix origin issues * Apply automatic changes to Manifest and README.rst * fix power connection in buffering block and regenerate gl * Apply automatic changes to Manifest and README.rst * updated views for caravan * Added extract unique to lvs-gds-cell target. (#313) * This fixes errors in the top level RTL of caravan that failed to hook up the buffers through the SoC correctly. * Apply automatic changes to Manifest and README.rst * reharden: caravan ~ rtl updated * fixed caravan mag top level * updated views for caravan + signoff * fixed top level cell name * fix syntax error related to signal initialization place in caravan (#319) * fix syntax error related to signal initialization place in caravan- fixed in caravel in another commit * Apply automatic changes to Manifest and README.rst Co-authored-by: M0stafaRady <M0stafaRady@users.noreply.github.com> * Apply automatic changes to Manifest and README.rst Co-authored-by: Marwan Abbas <marwaneltoukhy@aucegypt.edu> Co-authored-by: kareem <kareem.farid@efabless.com> Co-authored-by: kareefardi <kareefardi@users.noreply.github.com> Co-authored-by: Mitch Bailey <d-m-bailey@users.noreply.github.com> Co-authored-by: Tim Edwards <tim@opencircuitdesign.com> Co-authored-by: RTimothyEdwards <RTimothyEdwards@users.noreply.github.com> Co-authored-by: Marwan Abbas <67271180+marwaneltoukhy@users.noreply.github.com> Co-authored-by: M0stafaRady <107422726+M0stafaRady@users.noreply.github.com> Co-authored-by: M0stafaRady <M0stafaRady@users.noreply.github.com> Co-authored-by: jeffdi <jeffdi@users.noreply.github.com>
2022-10-21 09:37:41 -05:00
RECT 89.230 1517.090 93.425 1517.180 ;
RECT 95.260 1515.280 99.455 1515.350 ;
RECT 71.550 1513.680 99.610 1515.280 ;
Caravan top lvs (#67) * - update caravan configuration * change correct gpio_default blocks instance names * implement powerrouting work around * place spare logic blocks * keep the history of runs and sym link last/final one * - update caravan mag, def and gl views - add fake power routing cell in the rtl as a placeholder for openlane to prevent routing on that cell - fix some syntax errors in chip_io_alt - match simple_por lef pins with mag by regenerating it * Apply automatic changes to Manifest and README.rst * add caravan power routing lef * - update mag and def view of caravan - add_macro_placement for fake cell * Added back the power routing to Caravan, fixed DRC errors, ran LVS, corrected placement of isolated substrate regions, and replaced the signal routing for the analog lines. Be aware that merging with main may cause issues with the mgmt_protect.mag file and its subcells mprj2_logic_high.mag and mprj_logic_high.mag. It may be worth cherry-picking the files to merge and exclude those layouts. Co-authored-by: kareem <kareem.farid@efabless.com> Co-authored-by: kareefardi <kareefardi@users.noreply.github.com> Co-authored-by: Jeff DiCorpo <42048757+jeffdi@users.noreply.github.com>
2022-04-14 17:05:16 -05:00
RECT 3489.680 1514.500 3494.005 1514.600 ;
Caravan redesign (#321) * Fixed caravan top level power routing and updated views for mag, gds and lef * caravan(rtl): updates ~ typos fix - remove unused pin in chip_io_alt + add caravan_power_routing verilog * Apply automatic changes to Manifest and README.rst * ~ update caravan openlane configs to add extra cell references ~ correct placment and cell names of some macro in caravan interactive script * reharden: caravan + add non functional blocks + add an initial iteration of caravan * Apply automatic changes to Manifest and README.rst * Revert "Fixed caravan top level power routing and updated views for mag, gds and lef" This reverts commit 70628f748af35aaeae06829b05b2c28a49648fc2. * fixed caravan top level power routing * reharden: caravan based on new power routing ~ guard rtl chip_io power pins in the power macro guard * Apply automatic changes to Manifest and README.rst * fixed caravan top level power routing * rehadren: caravan + add caravan signal routing to openlane run ~ change rtl to guard power and analog against routing by openlane by ifndef TOP_ROUTING ~ add pr bounadry for caravan signal routing to fix origin issues * Apply automatic changes to Manifest and README.rst * fix power connection in buffering block and regenerate gl * Apply automatic changes to Manifest and README.rst * updated views for caravan * Added extract unique to lvs-gds-cell target. (#313) * This fixes errors in the top level RTL of caravan that failed to hook up the buffers through the SoC correctly. * Apply automatic changes to Manifest and README.rst * reharden: caravan ~ rtl updated * fixed caravan mag top level * updated views for caravan + signoff * fixed top level cell name * fix syntax error related to signal initialization place in caravan (#319) * fix syntax error related to signal initialization place in caravan- fixed in caravel in another commit * Apply automatic changes to Manifest and README.rst Co-authored-by: M0stafaRady <M0stafaRady@users.noreply.github.com> * Apply automatic changes to Manifest and README.rst Co-authored-by: Marwan Abbas <marwaneltoukhy@aucegypt.edu> Co-authored-by: kareem <kareem.farid@efabless.com> Co-authored-by: kareefardi <kareefardi@users.noreply.github.com> Co-authored-by: Mitch Bailey <d-m-bailey@users.noreply.github.com> Co-authored-by: Tim Edwards <tim@opencircuitdesign.com> Co-authored-by: RTimothyEdwards <RTimothyEdwards@users.noreply.github.com> Co-authored-by: Marwan Abbas <67271180+marwaneltoukhy@users.noreply.github.com> Co-authored-by: M0stafaRady <107422726+M0stafaRady@users.noreply.github.com> Co-authored-by: M0stafaRady <M0stafaRady@users.noreply.github.com> Co-authored-by: jeffdi <jeffdi@users.noreply.github.com>
2022-10-21 09:37:41 -05:00
RECT 95.260 1513.545 99.455 1513.680 ;
Caravan top lvs (#67) * - update caravan configuration * change correct gpio_default blocks instance names * implement powerrouting work around * place spare logic blocks * keep the history of runs and sym link last/final one * - update caravan mag, def and gl views - add fake power routing cell in the rtl as a placeholder for openlane to prevent routing on that cell - fix some syntax errors in chip_io_alt - match simple_por lef pins with mag by regenerating it * Apply automatic changes to Manifest and README.rst * add caravan power routing lef * - update mag and def view of caravan - add_macro_placement for fake cell * Added back the power routing to Caravan, fixed DRC errors, ran LVS, corrected placement of isolated substrate regions, and replaced the signal routing for the analog lines. Be aware that merging with main may cause issues with the mgmt_protect.mag file and its subcells mprj2_logic_high.mag and mprj_logic_high.mag. It may be worth cherry-picking the files to merge and exclude those layouts. Co-authored-by: kareem <kareem.farid@efabless.com> Co-authored-by: kareefardi <kareefardi@users.noreply.github.com> Co-authored-by: Jeff DiCorpo <42048757+jeffdi@users.noreply.github.com>
2022-04-14 17:05:16 -05:00
RECT 3489.680 1512.900 3502.060 1514.500 ;
RECT 3489.680 1512.830 3494.005 1512.900 ;
Caravan redesign (#321) * Fixed caravan top level power routing and updated views for mag, gds and lef * caravan(rtl): updates ~ typos fix - remove unused pin in chip_io_alt + add caravan_power_routing verilog * Apply automatic changes to Manifest and README.rst * ~ update caravan openlane configs to add extra cell references ~ correct placment and cell names of some macro in caravan interactive script * reharden: caravan + add non functional blocks + add an initial iteration of caravan * Apply automatic changes to Manifest and README.rst * Revert "Fixed caravan top level power routing and updated views for mag, gds and lef" This reverts commit 70628f748af35aaeae06829b05b2c28a49648fc2. * fixed caravan top level power routing * reharden: caravan based on new power routing ~ guard rtl chip_io power pins in the power macro guard * Apply automatic changes to Manifest and README.rst * fixed caravan top level power routing * rehadren: caravan + add caravan signal routing to openlane run ~ change rtl to guard power and analog against routing by openlane by ifndef TOP_ROUTING ~ add pr bounadry for caravan signal routing to fix origin issues * Apply automatic changes to Manifest and README.rst * fix power connection in buffering block and regenerate gl * Apply automatic changes to Manifest and README.rst * updated views for caravan * Added extract unique to lvs-gds-cell target. (#313) * This fixes errors in the top level RTL of caravan that failed to hook up the buffers through the SoC correctly. * Apply automatic changes to Manifest and README.rst * reharden: caravan ~ rtl updated * fixed caravan mag top level * updated views for caravan + signoff * fixed top level cell name * fix syntax error related to signal initialization place in caravan (#319) * fix syntax error related to signal initialization place in caravan- fixed in caravel in another commit * Apply automatic changes to Manifest and README.rst Co-authored-by: M0stafaRady <M0stafaRady@users.noreply.github.com> * Apply automatic changes to Manifest and README.rst Co-authored-by: Marwan Abbas <marwaneltoukhy@aucegypt.edu> Co-authored-by: kareem <kareem.farid@efabless.com> Co-authored-by: kareefardi <kareefardi@users.noreply.github.com> Co-authored-by: Mitch Bailey <d-m-bailey@users.noreply.github.com> Co-authored-by: Tim Edwards <tim@opencircuitdesign.com> Co-authored-by: RTimothyEdwards <RTimothyEdwards@users.noreply.github.com> Co-authored-by: Marwan Abbas <67271180+marwaneltoukhy@users.noreply.github.com> Co-authored-by: M0stafaRady <107422726+M0stafaRady@users.noreply.github.com> Co-authored-by: M0stafaRady <M0stafaRady@users.noreply.github.com> Co-authored-by: jeffdi <jeffdi@users.noreply.github.com>
2022-10-21 09:37:41 -05:00
RECT 89.245 1494.750 93.455 1494.840 ;
RECT 87.120 1493.150 93.540 1494.750 ;
RECT 89.245 1493.040 93.455 1493.150 ;
RECT 95.280 1486.300 99.490 1486.365 ;
RECT 87.120 1484.700 99.500 1486.300 ;
RECT 95.280 1484.620 99.490 1484.700 ;
RECT 89.285 1477.850 93.495 1477.890 ;
RECT 87.120 1476.250 93.495 1477.850 ;
RECT 89.285 1476.145 93.495 1476.250 ;
RECT 95.265 1469.400 99.475 1469.475 ;
RECT 87.120 1467.800 99.500 1469.400 ;
RECT 95.265 1467.730 99.475 1467.800 ;
RECT 89.265 1460.950 93.475 1461.025 ;
RECT 87.120 1459.350 93.510 1460.950 ;
RECT 89.265 1459.280 93.475 1459.350 ;
RECT 95.310 1452.500 99.520 1452.575 ;
RECT 87.120 1450.900 99.520 1452.500 ;
RECT 95.310 1450.830 99.520 1450.900 ;
Caravan top lvs (#67) * - update caravan configuration * change correct gpio_default blocks instance names * implement powerrouting work around * place spare logic blocks * keep the history of runs and sym link last/final one * - update caravan mag, def and gl views - add fake power routing cell in the rtl as a placeholder for openlane to prevent routing on that cell - fix some syntax errors in chip_io_alt - match simple_por lef pins with mag by regenerating it * Apply automatic changes to Manifest and README.rst * add caravan power routing lef * - update mag and def view of caravan - add_macro_placement for fake cell * Added back the power routing to Caravan, fixed DRC errors, ran LVS, corrected placement of isolated substrate regions, and replaced the signal routing for the analog lines. Be aware that merging with main may cause issues with the mgmt_protect.mag file and its subcells mprj2_logic_high.mag and mprj_logic_high.mag. It may be worth cherry-picking the files to merge and exclude those layouts. Co-authored-by: kareem <kareem.farid@efabless.com> Co-authored-by: kareefardi <kareefardi@users.noreply.github.com> Co-authored-by: Jeff DiCorpo <42048757+jeffdi@users.noreply.github.com>
2022-04-14 17:05:16 -05:00
RECT 3377.040 1370.240 3382.450 1375.730 ;
RECT 3358.510 1362.150 3363.920 1367.640 ;
RECT 3495.790 1355.780 3499.920 1355.840 ;
RECT 3495.790 1354.180 3517.630 1355.780 ;
RECT 3495.790 1354.125 3499.920 1354.180 ;
RECT 3489.735 1352.280 3493.865 1352.355 ;
RECT 3489.570 1350.680 3517.630 1352.280 ;
RECT 3489.735 1350.640 3493.865 1350.680 ;
RECT 3548.580 1336.990 3552.765 1337.075 ;
RECT 3546.270 1335.390 3552.880 1336.990 ;
RECT 3548.580 1335.300 3552.765 1335.390 ;
RECT 3495.630 1331.750 3499.955 1331.850 ;
RECT 3495.630 1330.150 3502.060 1331.750 ;
RECT 3495.630 1330.080 3499.955 1330.150 ;
RECT 3554.585 1328.540 3558.770 1328.620 ;
RECT 3546.270 1326.940 3558.940 1328.540 ;
RECT 3554.585 1326.845 3558.770 1326.940 ;
RECT 3489.645 1323.300 3493.970 1323.360 ;
RECT 3489.645 1321.700 3502.060 1323.300 ;
RECT 3489.645 1321.590 3493.970 1321.700 ;
RECT 3548.555 1320.090 3552.740 1320.205 ;
RECT 3546.270 1318.490 3552.850 1320.090 ;
RECT 3548.555 1318.430 3552.740 1318.490 ;
RECT 3495.745 1314.850 3500.070 1314.935 ;
RECT 3495.745 1313.250 3502.060 1314.850 ;
RECT 3495.745 1313.165 3500.070 1313.250 ;
RECT 3554.530 1311.640 3558.940 1311.750 ;
RECT 3546.270 1310.140 3558.940 1311.640 ;
RECT 3546.270 1310.060 3558.935 1310.140 ;
RECT 3546.270 1310.040 3558.930 1310.060 ;
RECT 3489.650 1306.400 3493.975 1306.460 ;
RECT 3489.650 1304.800 3502.060 1306.400 ;
RECT 3489.650 1304.690 3493.975 1304.800 ;
RECT 3548.560 1303.190 3552.740 1303.280 ;
Caravan redesign (#321) * Fixed caravan top level power routing and updated views for mag, gds and lef * caravan(rtl): updates ~ typos fix - remove unused pin in chip_io_alt + add caravan_power_routing verilog * Apply automatic changes to Manifest and README.rst * ~ update caravan openlane configs to add extra cell references ~ correct placment and cell names of some macro in caravan interactive script * reharden: caravan + add non functional blocks + add an initial iteration of caravan * Apply automatic changes to Manifest and README.rst * Revert "Fixed caravan top level power routing and updated views for mag, gds and lef" This reverts commit 70628f748af35aaeae06829b05b2c28a49648fc2. * fixed caravan top level power routing * reharden: caravan based on new power routing ~ guard rtl chip_io power pins in the power macro guard * Apply automatic changes to Manifest and README.rst * fixed caravan top level power routing * rehadren: caravan + add caravan signal routing to openlane run ~ change rtl to guard power and analog against routing by openlane by ifndef TOP_ROUTING ~ add pr bounadry for caravan signal routing to fix origin issues * Apply automatic changes to Manifest and README.rst * fix power connection in buffering block and regenerate gl * Apply automatic changes to Manifest and README.rst * updated views for caravan * Added extract unique to lvs-gds-cell target. (#313) * This fixes errors in the top level RTL of caravan that failed to hook up the buffers through the SoC correctly. * Apply automatic changes to Manifest and README.rst * reharden: caravan ~ rtl updated * fixed caravan mag top level * updated views for caravan + signoff * fixed top level cell name * fix syntax error related to signal initialization place in caravan (#319) * fix syntax error related to signal initialization place in caravan- fixed in caravel in another commit * Apply automatic changes to Manifest and README.rst Co-authored-by: M0stafaRady <M0stafaRady@users.noreply.github.com> * Apply automatic changes to Manifest and README.rst Co-authored-by: Marwan Abbas <marwaneltoukhy@aucegypt.edu> Co-authored-by: kareem <kareem.farid@efabless.com> Co-authored-by: kareefardi <kareefardi@users.noreply.github.com> Co-authored-by: Mitch Bailey <d-m-bailey@users.noreply.github.com> Co-authored-by: Tim Edwards <tim@opencircuitdesign.com> Co-authored-by: RTimothyEdwards <RTimothyEdwards@users.noreply.github.com> Co-authored-by: Marwan Abbas <67271180+marwaneltoukhy@users.noreply.github.com> Co-authored-by: M0stafaRady <107422726+M0stafaRady@users.noreply.github.com> Co-authored-by: M0stafaRady <M0stafaRady@users.noreply.github.com> Co-authored-by: jeffdi <jeffdi@users.noreply.github.com>
2022-10-21 09:37:41 -05:00
RECT 89.230 1302.780 93.425 1302.895 ;
RECT 71.550 1301.180 93.425 1302.780 ;
Caravan top lvs (#67) * - update caravan configuration * change correct gpio_default blocks instance names * implement powerrouting work around * place spare logic blocks * keep the history of runs and sym link last/final one * - update caravan mag, def and gl views - add fake power routing cell in the rtl as a placeholder for openlane to prevent routing on that cell - fix some syntax errors in chip_io_alt - match simple_por lef pins with mag by regenerating it * Apply automatic changes to Manifest and README.rst * add caravan power routing lef * - update mag and def view of caravan - add_macro_placement for fake cell * Added back the power routing to Caravan, fixed DRC errors, ran LVS, corrected placement of isolated substrate regions, and replaced the signal routing for the analog lines. Be aware that merging with main may cause issues with the mgmt_protect.mag file and its subcells mprj2_logic_high.mag and mprj_logic_high.mag. It may be worth cherry-picking the files to merge and exclude those layouts. Co-authored-by: kareem <kareem.farid@efabless.com> Co-authored-by: kareefardi <kareefardi@users.noreply.github.com> Co-authored-by: Jeff DiCorpo <42048757+jeffdi@users.noreply.github.com>
2022-04-14 17:05:16 -05:00
RECT 3546.110 1301.590 3552.740 1303.190 ;
RECT 3548.560 1301.480 3552.740 1301.590 ;
Caravan redesign (#321) * Fixed caravan top level power routing and updated views for mag, gds and lef * caravan(rtl): updates ~ typos fix - remove unused pin in chip_io_alt + add caravan_power_routing verilog * Apply automatic changes to Manifest and README.rst * ~ update caravan openlane configs to add extra cell references ~ correct placment and cell names of some macro in caravan interactive script * reharden: caravan + add non functional blocks + add an initial iteration of caravan * Apply automatic changes to Manifest and README.rst * Revert "Fixed caravan top level power routing and updated views for mag, gds and lef" This reverts commit 70628f748af35aaeae06829b05b2c28a49648fc2. * fixed caravan top level power routing * reharden: caravan based on new power routing ~ guard rtl chip_io power pins in the power macro guard * Apply automatic changes to Manifest and README.rst * fixed caravan top level power routing * rehadren: caravan + add caravan signal routing to openlane run ~ change rtl to guard power and analog against routing by openlane by ifndef TOP_ROUTING ~ add pr bounadry for caravan signal routing to fix origin issues * Apply automatic changes to Manifest and README.rst * fix power connection in buffering block and regenerate gl * Apply automatic changes to Manifest and README.rst * updated views for caravan * Added extract unique to lvs-gds-cell target. (#313) * This fixes errors in the top level RTL of caravan that failed to hook up the buffers through the SoC correctly. * Apply automatic changes to Manifest and README.rst * reharden: caravan ~ rtl updated * fixed caravan mag top level * updated views for caravan + signoff * fixed top level cell name * fix syntax error related to signal initialization place in caravan (#319) * fix syntax error related to signal initialization place in caravan- fixed in caravel in another commit * Apply automatic changes to Manifest and README.rst Co-authored-by: M0stafaRady <M0stafaRady@users.noreply.github.com> * Apply automatic changes to Manifest and README.rst Co-authored-by: Marwan Abbas <marwaneltoukhy@aucegypt.edu> Co-authored-by: kareem <kareem.farid@efabless.com> Co-authored-by: kareefardi <kareefardi@users.noreply.github.com> Co-authored-by: Mitch Bailey <d-m-bailey@users.noreply.github.com> Co-authored-by: Tim Edwards <tim@opencircuitdesign.com> Co-authored-by: RTimothyEdwards <RTimothyEdwards@users.noreply.github.com> Co-authored-by: Marwan Abbas <67271180+marwaneltoukhy@users.noreply.github.com> Co-authored-by: M0stafaRady <107422726+M0stafaRady@users.noreply.github.com> Co-authored-by: M0stafaRady <M0stafaRady@users.noreply.github.com> Co-authored-by: jeffdi <jeffdi@users.noreply.github.com>
2022-10-21 09:37:41 -05:00
RECT 89.230 1301.090 93.425 1301.180 ;
RECT 95.260 1299.280 99.455 1299.350 ;
RECT 71.550 1297.680 99.610 1299.280 ;
Caravan top lvs (#67) * - update caravan configuration * change correct gpio_default blocks instance names * implement powerrouting work around * place spare logic blocks * keep the history of runs and sym link last/final one * - update caravan mag, def and gl views - add fake power routing cell in the rtl as a placeholder for openlane to prevent routing on that cell - fix some syntax errors in chip_io_alt - match simple_por lef pins with mag by regenerating it * Apply automatic changes to Manifest and README.rst * add caravan power routing lef * - update mag and def view of caravan - add_macro_placement for fake cell * Added back the power routing to Caravan, fixed DRC errors, ran LVS, corrected placement of isolated substrate regions, and replaced the signal routing for the analog lines. Be aware that merging with main may cause issues with the mgmt_protect.mag file and its subcells mprj2_logic_high.mag and mprj_logic_high.mag. It may be worth cherry-picking the files to merge and exclude those layouts. Co-authored-by: kareem <kareem.farid@efabless.com> Co-authored-by: kareefardi <kareefardi@users.noreply.github.com> Co-authored-by: Jeff DiCorpo <42048757+jeffdi@users.noreply.github.com>
2022-04-14 17:05:16 -05:00
RECT 3495.650 1297.950 3499.975 1298.055 ;
Caravan redesign (#321) * Fixed caravan top level power routing and updated views for mag, gds and lef * caravan(rtl): updates ~ typos fix - remove unused pin in chip_io_alt + add caravan_power_routing verilog * Apply automatic changes to Manifest and README.rst * ~ update caravan openlane configs to add extra cell references ~ correct placment and cell names of some macro in caravan interactive script * reharden: caravan + add non functional blocks + add an initial iteration of caravan * Apply automatic changes to Manifest and README.rst * Revert "Fixed caravan top level power routing and updated views for mag, gds and lef" This reverts commit 70628f748af35aaeae06829b05b2c28a49648fc2. * fixed caravan top level power routing * reharden: caravan based on new power routing ~ guard rtl chip_io power pins in the power macro guard * Apply automatic changes to Manifest and README.rst * fixed caravan top level power routing * rehadren: caravan + add caravan signal routing to openlane run ~ change rtl to guard power and analog against routing by openlane by ifndef TOP_ROUTING ~ add pr bounadry for caravan signal routing to fix origin issues * Apply automatic changes to Manifest and README.rst * fix power connection in buffering block and regenerate gl * Apply automatic changes to Manifest and README.rst * updated views for caravan * Added extract unique to lvs-gds-cell target. (#313) * This fixes errors in the top level RTL of caravan that failed to hook up the buffers through the SoC correctly. * Apply automatic changes to Manifest and README.rst * reharden: caravan ~ rtl updated * fixed caravan mag top level * updated views for caravan + signoff * fixed top level cell name * fix syntax error related to signal initialization place in caravan (#319) * fix syntax error related to signal initialization place in caravan- fixed in caravel in another commit * Apply automatic changes to Manifest and README.rst Co-authored-by: M0stafaRady <M0stafaRady@users.noreply.github.com> * Apply automatic changes to Manifest and README.rst Co-authored-by: Marwan Abbas <marwaneltoukhy@aucegypt.edu> Co-authored-by: kareem <kareem.farid@efabless.com> Co-authored-by: kareefardi <kareefardi@users.noreply.github.com> Co-authored-by: Mitch Bailey <d-m-bailey@users.noreply.github.com> Co-authored-by: Tim Edwards <tim@opencircuitdesign.com> Co-authored-by: RTimothyEdwards <RTimothyEdwards@users.noreply.github.com> Co-authored-by: Marwan Abbas <67271180+marwaneltoukhy@users.noreply.github.com> Co-authored-by: M0stafaRady <107422726+M0stafaRady@users.noreply.github.com> Co-authored-by: M0stafaRady <M0stafaRady@users.noreply.github.com> Co-authored-by: jeffdi <jeffdi@users.noreply.github.com>
2022-10-21 09:37:41 -05:00
RECT 95.260 1297.545 99.455 1297.680 ;
Caravan top lvs (#67) * - update caravan configuration * change correct gpio_default blocks instance names * implement powerrouting work around * place spare logic blocks * keep the history of runs and sym link last/final one * - update caravan mag, def and gl views - add fake power routing cell in the rtl as a placeholder for openlane to prevent routing on that cell - fix some syntax errors in chip_io_alt - match simple_por lef pins with mag by regenerating it * Apply automatic changes to Manifest and README.rst * add caravan power routing lef * - update mag and def view of caravan - add_macro_placement for fake cell * Added back the power routing to Caravan, fixed DRC errors, ran LVS, corrected placement of isolated substrate regions, and replaced the signal routing for the analog lines. Be aware that merging with main may cause issues with the mgmt_protect.mag file and its subcells mprj2_logic_high.mag and mprj_logic_high.mag. It may be worth cherry-picking the files to merge and exclude those layouts. Co-authored-by: kareem <kareem.farid@efabless.com> Co-authored-by: kareefardi <kareefardi@users.noreply.github.com> Co-authored-by: Jeff DiCorpo <42048757+jeffdi@users.noreply.github.com>
2022-04-14 17:05:16 -05:00
RECT 3495.650 1296.350 3502.060 1297.950 ;
RECT 3495.650 1296.285 3499.975 1296.350 ;
RECT 3554.525 1294.740 3558.710 1294.820 ;
RECT 3546.110 1293.140 3558.710 1294.740 ;
RECT 3554.525 1293.045 3558.710 1293.140 ;
RECT 3489.680 1289.500 3494.005 1289.600 ;
RECT 3489.680 1287.900 3502.060 1289.500 ;
RECT 3489.680 1287.830 3494.005 1287.900 ;
Caravan redesign (#321) * Fixed caravan top level power routing and updated views for mag, gds and lef * caravan(rtl): updates ~ typos fix - remove unused pin in chip_io_alt + add caravan_power_routing verilog * Apply automatic changes to Manifest and README.rst * ~ update caravan openlane configs to add extra cell references ~ correct placment and cell names of some macro in caravan interactive script * reharden: caravan + add non functional blocks + add an initial iteration of caravan * Apply automatic changes to Manifest and README.rst * Revert "Fixed caravan top level power routing and updated views for mag, gds and lef" This reverts commit 70628f748af35aaeae06829b05b2c28a49648fc2. * fixed caravan top level power routing * reharden: caravan based on new power routing ~ guard rtl chip_io power pins in the power macro guard * Apply automatic changes to Manifest and README.rst * fixed caravan top level power routing * rehadren: caravan + add caravan signal routing to openlane run ~ change rtl to guard power and analog against routing by openlane by ifndef TOP_ROUTING ~ add pr bounadry for caravan signal routing to fix origin issues * Apply automatic changes to Manifest and README.rst * fix power connection in buffering block and regenerate gl * Apply automatic changes to Manifest and README.rst * updated views for caravan * Added extract unique to lvs-gds-cell target. (#313) * This fixes errors in the top level RTL of caravan that failed to hook up the buffers through the SoC correctly. * Apply automatic changes to Manifest and README.rst * reharden: caravan ~ rtl updated * fixed caravan mag top level * updated views for caravan + signoff * fixed top level cell name * fix syntax error related to signal initialization place in caravan (#319) * fix syntax error related to signal initialization place in caravan- fixed in caravel in another commit * Apply automatic changes to Manifest and README.rst Co-authored-by: M0stafaRady <M0stafaRady@users.noreply.github.com> * Apply automatic changes to Manifest and README.rst Co-authored-by: Marwan Abbas <marwaneltoukhy@aucegypt.edu> Co-authored-by: kareem <kareem.farid@efabless.com> Co-authored-by: kareefardi <kareefardi@users.noreply.github.com> Co-authored-by: Mitch Bailey <d-m-bailey@users.noreply.github.com> Co-authored-by: Tim Edwards <tim@opencircuitdesign.com> Co-authored-by: RTimothyEdwards <RTimothyEdwards@users.noreply.github.com> Co-authored-by: Marwan Abbas <67271180+marwaneltoukhy@users.noreply.github.com> Co-authored-by: M0stafaRady <107422726+M0stafaRady@users.noreply.github.com> Co-authored-by: M0stafaRady <M0stafaRady@users.noreply.github.com> Co-authored-by: jeffdi <jeffdi@users.noreply.github.com>
2022-10-21 09:37:41 -05:00
RECT 89.245 1278.750 93.455 1278.840 ;
RECT 87.120 1277.150 93.540 1278.750 ;
RECT 89.245 1277.040 93.455 1277.150 ;
RECT 95.280 1270.300 99.490 1270.365 ;
RECT 87.120 1268.700 99.500 1270.300 ;
RECT 95.280 1268.620 99.490 1268.700 ;
RECT 89.285 1261.850 93.495 1261.890 ;
RECT 87.120 1260.250 93.495 1261.850 ;
RECT 89.285 1260.145 93.495 1260.250 ;
RECT 95.265 1253.400 99.475 1253.475 ;
RECT 87.120 1251.800 99.500 1253.400 ;
RECT 95.265 1251.730 99.475 1251.800 ;
RECT 89.265 1244.950 93.475 1245.025 ;
RECT 87.120 1243.350 93.510 1244.950 ;
RECT 89.265 1243.280 93.475 1243.350 ;
RECT 95.310 1236.500 99.520 1236.575 ;
RECT 87.120 1234.900 99.520 1236.500 ;
RECT 95.310 1234.830 99.520 1234.900 ;
Caravan top lvs (#67) * - update caravan configuration * change correct gpio_default blocks instance names * implement powerrouting work around * place spare logic blocks * keep the history of runs and sym link last/final one * - update caravan mag, def and gl views - add fake power routing cell in the rtl as a placeholder for openlane to prevent routing on that cell - fix some syntax errors in chip_io_alt - match simple_por lef pins with mag by regenerating it * Apply automatic changes to Manifest and README.rst * add caravan power routing lef * - update mag and def view of caravan - add_macro_placement for fake cell * Added back the power routing to Caravan, fixed DRC errors, ran LVS, corrected placement of isolated substrate regions, and replaced the signal routing for the analog lines. Be aware that merging with main may cause issues with the mgmt_protect.mag file and its subcells mprj2_logic_high.mag and mprj_logic_high.mag. It may be worth cherry-picking the files to merge and exclude those layouts. Co-authored-by: kareem <kareem.farid@efabless.com> Co-authored-by: kareefardi <kareefardi@users.noreply.github.com> Co-authored-by: Jeff DiCorpo <42048757+jeffdi@users.noreply.github.com>
2022-04-14 17:05:16 -05:00
RECT 3377.040 1144.240 3382.450 1149.730 ;
RECT 3358.510 1136.150 3363.920 1141.640 ;
RECT 3495.790 1129.780 3499.920 1129.840 ;
RECT 3495.790 1128.180 3517.630 1129.780 ;
RECT 3495.790 1128.125 3499.920 1128.180 ;
RECT 3489.735 1126.280 3493.865 1126.355 ;
RECT 3489.570 1124.680 3517.630 1126.280 ;
RECT 3489.735 1124.640 3493.865 1124.680 ;
RECT 3548.580 1110.990 3552.765 1111.075 ;
RECT 3546.270 1109.390 3552.880 1110.990 ;
RECT 3548.580 1109.300 3552.765 1109.390 ;
RECT 3495.630 1105.750 3499.955 1105.850 ;
RECT 3495.630 1104.150 3502.060 1105.750 ;
RECT 3495.630 1104.080 3499.955 1104.150 ;
RECT 3554.585 1102.540 3558.770 1102.620 ;
RECT 3546.270 1100.940 3558.940 1102.540 ;
RECT 3554.585 1100.845 3558.770 1100.940 ;
RECT 3489.645 1097.300 3493.970 1097.360 ;
RECT 3489.645 1095.700 3502.060 1097.300 ;
RECT 3489.645 1095.590 3493.970 1095.700 ;
RECT 3548.555 1094.090 3552.740 1094.205 ;
RECT 3546.270 1092.490 3552.850 1094.090 ;
RECT 3548.555 1092.430 3552.740 1092.490 ;
RECT 3495.745 1088.850 3500.070 1088.935 ;
RECT 3495.745 1087.250 3502.060 1088.850 ;
RECT 3495.745 1087.165 3500.070 1087.250 ;
Caravan redesign (#321) * Fixed caravan top level power routing and updated views for mag, gds and lef * caravan(rtl): updates ~ typos fix - remove unused pin in chip_io_alt + add caravan_power_routing verilog * Apply automatic changes to Manifest and README.rst * ~ update caravan openlane configs to add extra cell references ~ correct placment and cell names of some macro in caravan interactive script * reharden: caravan + add non functional blocks + add an initial iteration of caravan * Apply automatic changes to Manifest and README.rst * Revert "Fixed caravan top level power routing and updated views for mag, gds and lef" This reverts commit 70628f748af35aaeae06829b05b2c28a49648fc2. * fixed caravan top level power routing * reharden: caravan based on new power routing ~ guard rtl chip_io power pins in the power macro guard * Apply automatic changes to Manifest and README.rst * fixed caravan top level power routing * rehadren: caravan + add caravan signal routing to openlane run ~ change rtl to guard power and analog against routing by openlane by ifndef TOP_ROUTING ~ add pr bounadry for caravan signal routing to fix origin issues * Apply automatic changes to Manifest and README.rst * fix power connection in buffering block and regenerate gl * Apply automatic changes to Manifest and README.rst * updated views for caravan * Added extract unique to lvs-gds-cell target. (#313) * This fixes errors in the top level RTL of caravan that failed to hook up the buffers through the SoC correctly. * Apply automatic changes to Manifest and README.rst * reharden: caravan ~ rtl updated * fixed caravan mag top level * updated views for caravan + signoff * fixed top level cell name * fix syntax error related to signal initialization place in caravan (#319) * fix syntax error related to signal initialization place in caravan- fixed in caravel in another commit * Apply automatic changes to Manifest and README.rst Co-authored-by: M0stafaRady <M0stafaRady@users.noreply.github.com> * Apply automatic changes to Manifest and README.rst Co-authored-by: Marwan Abbas <marwaneltoukhy@aucegypt.edu> Co-authored-by: kareem <kareem.farid@efabless.com> Co-authored-by: kareefardi <kareefardi@users.noreply.github.com> Co-authored-by: Mitch Bailey <d-m-bailey@users.noreply.github.com> Co-authored-by: Tim Edwards <tim@opencircuitdesign.com> Co-authored-by: RTimothyEdwards <RTimothyEdwards@users.noreply.github.com> Co-authored-by: Marwan Abbas <67271180+marwaneltoukhy@users.noreply.github.com> Co-authored-by: M0stafaRady <107422726+M0stafaRady@users.noreply.github.com> Co-authored-by: M0stafaRady <M0stafaRady@users.noreply.github.com> Co-authored-by: jeffdi <jeffdi@users.noreply.github.com>
2022-10-21 09:37:41 -05:00
RECT 89.230 1086.780 93.425 1086.895 ;
RECT 71.550 1085.180 93.425 1086.780 ;
Caravan top lvs (#67) * - update caravan configuration * change correct gpio_default blocks instance names * implement powerrouting work around * place spare logic blocks * keep the history of runs and sym link last/final one * - update caravan mag, def and gl views - add fake power routing cell in the rtl as a placeholder for openlane to prevent routing on that cell - fix some syntax errors in chip_io_alt - match simple_por lef pins with mag by regenerating it * Apply automatic changes to Manifest and README.rst * add caravan power routing lef * - update mag and def view of caravan - add_macro_placement for fake cell * Added back the power routing to Caravan, fixed DRC errors, ran LVS, corrected placement of isolated substrate regions, and replaced the signal routing for the analog lines. Be aware that merging with main may cause issues with the mgmt_protect.mag file and its subcells mprj2_logic_high.mag and mprj_logic_high.mag. It may be worth cherry-picking the files to merge and exclude those layouts. Co-authored-by: kareem <kareem.farid@efabless.com> Co-authored-by: kareefardi <kareefardi@users.noreply.github.com> Co-authored-by: Jeff DiCorpo <42048757+jeffdi@users.noreply.github.com>
2022-04-14 17:05:16 -05:00
RECT 3554.530 1085.640 3558.940 1085.750 ;
Caravan redesign (#321) * Fixed caravan top level power routing and updated views for mag, gds and lef * caravan(rtl): updates ~ typos fix - remove unused pin in chip_io_alt + add caravan_power_routing verilog * Apply automatic changes to Manifest and README.rst * ~ update caravan openlane configs to add extra cell references ~ correct placment and cell names of some macro in caravan interactive script * reharden: caravan + add non functional blocks + add an initial iteration of caravan * Apply automatic changes to Manifest and README.rst * Revert "Fixed caravan top level power routing and updated views for mag, gds and lef" This reverts commit 70628f748af35aaeae06829b05b2c28a49648fc2. * fixed caravan top level power routing * reharden: caravan based on new power routing ~ guard rtl chip_io power pins in the power macro guard * Apply automatic changes to Manifest and README.rst * fixed caravan top level power routing * rehadren: caravan + add caravan signal routing to openlane run ~ change rtl to guard power and analog against routing by openlane by ifndef TOP_ROUTING ~ add pr bounadry for caravan signal routing to fix origin issues * Apply automatic changes to Manifest and README.rst * fix power connection in buffering block and regenerate gl * Apply automatic changes to Manifest and README.rst * updated views for caravan * Added extract unique to lvs-gds-cell target. (#313) * This fixes errors in the top level RTL of caravan that failed to hook up the buffers through the SoC correctly. * Apply automatic changes to Manifest and README.rst * reharden: caravan ~ rtl updated * fixed caravan mag top level * updated views for caravan + signoff * fixed top level cell name * fix syntax error related to signal initialization place in caravan (#319) * fix syntax error related to signal initialization place in caravan- fixed in caravel in another commit * Apply automatic changes to Manifest and README.rst Co-authored-by: M0stafaRady <M0stafaRady@users.noreply.github.com> * Apply automatic changes to Manifest and README.rst Co-authored-by: Marwan Abbas <marwaneltoukhy@aucegypt.edu> Co-authored-by: kareem <kareem.farid@efabless.com> Co-authored-by: kareefardi <kareefardi@users.noreply.github.com> Co-authored-by: Mitch Bailey <d-m-bailey@users.noreply.github.com> Co-authored-by: Tim Edwards <tim@opencircuitdesign.com> Co-authored-by: RTimothyEdwards <RTimothyEdwards@users.noreply.github.com> Co-authored-by: Marwan Abbas <67271180+marwaneltoukhy@users.noreply.github.com> Co-authored-by: M0stafaRady <107422726+M0stafaRady@users.noreply.github.com> Co-authored-by: M0stafaRady <M0stafaRady@users.noreply.github.com> Co-authored-by: jeffdi <jeffdi@users.noreply.github.com>
2022-10-21 09:37:41 -05:00
RECT 89.230 1085.090 93.425 1085.180 ;
Caravan top lvs (#67) * - update caravan configuration * change correct gpio_default blocks instance names * implement powerrouting work around * place spare logic blocks * keep the history of runs and sym link last/final one * - update caravan mag, def and gl views - add fake power routing cell in the rtl as a placeholder for openlane to prevent routing on that cell - fix some syntax errors in chip_io_alt - match simple_por lef pins with mag by regenerating it * Apply automatic changes to Manifest and README.rst * add caravan power routing lef * - update mag and def view of caravan - add_macro_placement for fake cell * Added back the power routing to Caravan, fixed DRC errors, ran LVS, corrected placement of isolated substrate regions, and replaced the signal routing for the analog lines. Be aware that merging with main may cause issues with the mgmt_protect.mag file and its subcells mprj2_logic_high.mag and mprj_logic_high.mag. It may be worth cherry-picking the files to merge and exclude those layouts. Co-authored-by: kareem <kareem.farid@efabless.com> Co-authored-by: kareefardi <kareefardi@users.noreply.github.com> Co-authored-by: Jeff DiCorpo <42048757+jeffdi@users.noreply.github.com>
2022-04-14 17:05:16 -05:00
RECT 3546.270 1084.140 3558.940 1085.640 ;
RECT 3546.270 1084.060 3558.935 1084.140 ;
RECT 3546.270 1084.040 3558.930 1084.060 ;
Caravan redesign (#321) * Fixed caravan top level power routing and updated views for mag, gds and lef * caravan(rtl): updates ~ typos fix - remove unused pin in chip_io_alt + add caravan_power_routing verilog * Apply automatic changes to Manifest and README.rst * ~ update caravan openlane configs to add extra cell references ~ correct placment and cell names of some macro in caravan interactive script * reharden: caravan + add non functional blocks + add an initial iteration of caravan * Apply automatic changes to Manifest and README.rst * Revert "Fixed caravan top level power routing and updated views for mag, gds and lef" This reverts commit 70628f748af35aaeae06829b05b2c28a49648fc2. * fixed caravan top level power routing * reharden: caravan based on new power routing ~ guard rtl chip_io power pins in the power macro guard * Apply automatic changes to Manifest and README.rst * fixed caravan top level power routing * rehadren: caravan + add caravan signal routing to openlane run ~ change rtl to guard power and analog against routing by openlane by ifndef TOP_ROUTING ~ add pr bounadry for caravan signal routing to fix origin issues * Apply automatic changes to Manifest and README.rst * fix power connection in buffering block and regenerate gl * Apply automatic changes to Manifest and README.rst * updated views for caravan * Added extract unique to lvs-gds-cell target. (#313) * This fixes errors in the top level RTL of caravan that failed to hook up the buffers through the SoC correctly. * Apply automatic changes to Manifest and README.rst * reharden: caravan ~ rtl updated * fixed caravan mag top level * updated views for caravan + signoff * fixed top level cell name * fix syntax error related to signal initialization place in caravan (#319) * fix syntax error related to signal initialization place in caravan- fixed in caravel in another commit * Apply automatic changes to Manifest and README.rst Co-authored-by: M0stafaRady <M0stafaRady@users.noreply.github.com> * Apply automatic changes to Manifest and README.rst Co-authored-by: Marwan Abbas <marwaneltoukhy@aucegypt.edu> Co-authored-by: kareem <kareem.farid@efabless.com> Co-authored-by: kareefardi <kareefardi@users.noreply.github.com> Co-authored-by: Mitch Bailey <d-m-bailey@users.noreply.github.com> Co-authored-by: Tim Edwards <tim@opencircuitdesign.com> Co-authored-by: RTimothyEdwards <RTimothyEdwards@users.noreply.github.com> Co-authored-by: Marwan Abbas <67271180+marwaneltoukhy@users.noreply.github.com> Co-authored-by: M0stafaRady <107422726+M0stafaRady@users.noreply.github.com> Co-authored-by: M0stafaRady <M0stafaRady@users.noreply.github.com> Co-authored-by: jeffdi <jeffdi@users.noreply.github.com>
2022-10-21 09:37:41 -05:00
RECT 95.260 1083.280 99.455 1083.350 ;
RECT 71.550 1081.680 99.610 1083.280 ;
RECT 95.260 1081.545 99.455 1081.680 ;
Caravan top lvs (#67) * - update caravan configuration * change correct gpio_default blocks instance names * implement powerrouting work around * place spare logic blocks * keep the history of runs and sym link last/final one * - update caravan mag, def and gl views - add fake power routing cell in the rtl as a placeholder for openlane to prevent routing on that cell - fix some syntax errors in chip_io_alt - match simple_por lef pins with mag by regenerating it * Apply automatic changes to Manifest and README.rst * add caravan power routing lef * - update mag and def view of caravan - add_macro_placement for fake cell * Added back the power routing to Caravan, fixed DRC errors, ran LVS, corrected placement of isolated substrate regions, and replaced the signal routing for the analog lines. Be aware that merging with main may cause issues with the mgmt_protect.mag file and its subcells mprj2_logic_high.mag and mprj_logic_high.mag. It may be worth cherry-picking the files to merge and exclude those layouts. Co-authored-by: kareem <kareem.farid@efabless.com> Co-authored-by: kareefardi <kareefardi@users.noreply.github.com> Co-authored-by: Jeff DiCorpo <42048757+jeffdi@users.noreply.github.com>
2022-04-14 17:05:16 -05:00
RECT 3489.650 1080.400 3493.975 1080.460 ;
RECT 3489.650 1078.800 3502.060 1080.400 ;
RECT 3489.650 1078.690 3493.975 1078.800 ;
RECT 3548.560 1077.190 3552.740 1077.280 ;
RECT 3546.110 1075.590 3552.740 1077.190 ;
RECT 3548.560 1075.480 3552.740 1075.590 ;
RECT 3495.650 1071.950 3499.975 1072.055 ;
RECT 3495.650 1070.350 3502.060 1071.950 ;
RECT 3495.650 1070.285 3499.975 1070.350 ;
RECT 3554.525 1068.740 3558.710 1068.820 ;
RECT 3546.110 1067.140 3558.710 1068.740 ;
RECT 3554.525 1067.045 3558.710 1067.140 ;
RECT 3489.680 1063.500 3494.005 1063.600 ;
Caravan redesign (#321) * Fixed caravan top level power routing and updated views for mag, gds and lef * caravan(rtl): updates ~ typos fix - remove unused pin in chip_io_alt + add caravan_power_routing verilog * Apply automatic changes to Manifest and README.rst * ~ update caravan openlane configs to add extra cell references ~ correct placment and cell names of some macro in caravan interactive script * reharden: caravan + add non functional blocks + add an initial iteration of caravan * Apply automatic changes to Manifest and README.rst * Revert "Fixed caravan top level power routing and updated views for mag, gds and lef" This reverts commit 70628f748af35aaeae06829b05b2c28a49648fc2. * fixed caravan top level power routing * reharden: caravan based on new power routing ~ guard rtl chip_io power pins in the power macro guard * Apply automatic changes to Manifest and README.rst * fixed caravan top level power routing * rehadren: caravan + add caravan signal routing to openlane run ~ change rtl to guard power and analog against routing by openlane by ifndef TOP_ROUTING ~ add pr bounadry for caravan signal routing to fix origin issues * Apply automatic changes to Manifest and README.rst * fix power connection in buffering block and regenerate gl * Apply automatic changes to Manifest and README.rst * updated views for caravan * Added extract unique to lvs-gds-cell target. (#313) * This fixes errors in the top level RTL of caravan that failed to hook up the buffers through the SoC correctly. * Apply automatic changes to Manifest and README.rst * reharden: caravan ~ rtl updated * fixed caravan mag top level * updated views for caravan + signoff * fixed top level cell name * fix syntax error related to signal initialization place in caravan (#319) * fix syntax error related to signal initialization place in caravan- fixed in caravel in another commit * Apply automatic changes to Manifest and README.rst Co-authored-by: M0stafaRady <M0stafaRady@users.noreply.github.com> * Apply automatic changes to Manifest and README.rst Co-authored-by: Marwan Abbas <marwaneltoukhy@aucegypt.edu> Co-authored-by: kareem <kareem.farid@efabless.com> Co-authored-by: kareefardi <kareefardi@users.noreply.github.com> Co-authored-by: Mitch Bailey <d-m-bailey@users.noreply.github.com> Co-authored-by: Tim Edwards <tim@opencircuitdesign.com> Co-authored-by: RTimothyEdwards <RTimothyEdwards@users.noreply.github.com> Co-authored-by: Marwan Abbas <67271180+marwaneltoukhy@users.noreply.github.com> Co-authored-by: M0stafaRady <107422726+M0stafaRady@users.noreply.github.com> Co-authored-by: M0stafaRady <M0stafaRady@users.noreply.github.com> Co-authored-by: jeffdi <jeffdi@users.noreply.github.com>
2022-10-21 09:37:41 -05:00
RECT 89.245 1062.750 93.455 1062.840 ;
RECT 87.120 1061.150 93.540 1062.750 ;
Caravan top lvs (#67) * - update caravan configuration * change correct gpio_default blocks instance names * implement powerrouting work around * place spare logic blocks * keep the history of runs and sym link last/final one * - update caravan mag, def and gl views - add fake power routing cell in the rtl as a placeholder for openlane to prevent routing on that cell - fix some syntax errors in chip_io_alt - match simple_por lef pins with mag by regenerating it * Apply automatic changes to Manifest and README.rst * add caravan power routing lef * - update mag and def view of caravan - add_macro_placement for fake cell * Added back the power routing to Caravan, fixed DRC errors, ran LVS, corrected placement of isolated substrate regions, and replaced the signal routing for the analog lines. Be aware that merging with main may cause issues with the mgmt_protect.mag file and its subcells mprj2_logic_high.mag and mprj_logic_high.mag. It may be worth cherry-picking the files to merge and exclude those layouts. Co-authored-by: kareem <kareem.farid@efabless.com> Co-authored-by: kareefardi <kareefardi@users.noreply.github.com> Co-authored-by: Jeff DiCorpo <42048757+jeffdi@users.noreply.github.com>
2022-04-14 17:05:16 -05:00
RECT 3489.680 1061.900 3502.060 1063.500 ;
RECT 3489.680 1061.830 3494.005 1061.900 ;
Caravan redesign (#321) * Fixed caravan top level power routing and updated views for mag, gds and lef * caravan(rtl): updates ~ typos fix - remove unused pin in chip_io_alt + add caravan_power_routing verilog * Apply automatic changes to Manifest and README.rst * ~ update caravan openlane configs to add extra cell references ~ correct placment and cell names of some macro in caravan interactive script * reharden: caravan + add non functional blocks + add an initial iteration of caravan * Apply automatic changes to Manifest and README.rst * Revert "Fixed caravan top level power routing and updated views for mag, gds and lef" This reverts commit 70628f748af35aaeae06829b05b2c28a49648fc2. * fixed caravan top level power routing * reharden: caravan based on new power routing ~ guard rtl chip_io power pins in the power macro guard * Apply automatic changes to Manifest and README.rst * fixed caravan top level power routing * rehadren: caravan + add caravan signal routing to openlane run ~ change rtl to guard power and analog against routing by openlane by ifndef TOP_ROUTING ~ add pr bounadry for caravan signal routing to fix origin issues * Apply automatic changes to Manifest and README.rst * fix power connection in buffering block and regenerate gl * Apply automatic changes to Manifest and README.rst * updated views for caravan * Added extract unique to lvs-gds-cell target. (#313) * This fixes errors in the top level RTL of caravan that failed to hook up the buffers through the SoC correctly. * Apply automatic changes to Manifest and README.rst * reharden: caravan ~ rtl updated * fixed caravan mag top level * updated views for caravan + signoff * fixed top level cell name * fix syntax error related to signal initialization place in caravan (#319) * fix syntax error related to signal initialization place in caravan- fixed in caravel in another commit * Apply automatic changes to Manifest and README.rst Co-authored-by: M0stafaRady <M0stafaRady@users.noreply.github.com> * Apply automatic changes to Manifest and README.rst Co-authored-by: Marwan Abbas <marwaneltoukhy@aucegypt.edu> Co-authored-by: kareem <kareem.farid@efabless.com> Co-authored-by: kareefardi <kareefardi@users.noreply.github.com> Co-authored-by: Mitch Bailey <d-m-bailey@users.noreply.github.com> Co-authored-by: Tim Edwards <tim@opencircuitdesign.com> Co-authored-by: RTimothyEdwards <RTimothyEdwards@users.noreply.github.com> Co-authored-by: Marwan Abbas <67271180+marwaneltoukhy@users.noreply.github.com> Co-authored-by: M0stafaRady <107422726+M0stafaRady@users.noreply.github.com> Co-authored-by: M0stafaRady <M0stafaRady@users.noreply.github.com> Co-authored-by: jeffdi <jeffdi@users.noreply.github.com>
2022-10-21 09:37:41 -05:00
RECT 89.245 1061.040 93.455 1061.150 ;
RECT 95.280 1054.300 99.490 1054.365 ;
RECT 87.120 1052.700 99.500 1054.300 ;
RECT 95.280 1052.620 99.490 1052.700 ;
RECT 89.285 1045.850 93.495 1045.890 ;
RECT 87.120 1044.250 93.495 1045.850 ;
RECT 89.285 1044.145 93.495 1044.250 ;
RECT 95.265 1037.400 99.475 1037.475 ;
RECT 87.120 1035.800 99.500 1037.400 ;
RECT 95.265 1035.730 99.475 1035.800 ;
RECT 89.265 1028.950 93.475 1029.025 ;
RECT 87.120 1027.350 93.510 1028.950 ;
RECT 89.265 1027.280 93.475 1027.350 ;
RECT 95.310 1020.500 99.520 1020.575 ;
RECT 87.120 1018.900 99.520 1020.500 ;
RECT 95.310 1018.830 99.520 1018.900 ;
Caravan top lvs (#67) * - update caravan configuration * change correct gpio_default blocks instance names * implement powerrouting work around * place spare logic blocks * keep the history of runs and sym link last/final one * - update caravan mag, def and gl views - add fake power routing cell in the rtl as a placeholder for openlane to prevent routing on that cell - fix some syntax errors in chip_io_alt - match simple_por lef pins with mag by regenerating it * Apply automatic changes to Manifest and README.rst * add caravan power routing lef * - update mag and def view of caravan - add_macro_placement for fake cell * Added back the power routing to Caravan, fixed DRC errors, ran LVS, corrected placement of isolated substrate regions, and replaced the signal routing for the analog lines. Be aware that merging with main may cause issues with the mgmt_protect.mag file and its subcells mprj2_logic_high.mag and mprj_logic_high.mag. It may be worth cherry-picking the files to merge and exclude those layouts. Co-authored-by: kareem <kareem.farid@efabless.com> Co-authored-by: kareefardi <kareefardi@users.noreply.github.com> Co-authored-by: Jeff DiCorpo <42048757+jeffdi@users.noreply.github.com>
2022-04-14 17:05:16 -05:00
RECT 3377.040 919.240 3382.450 924.730 ;
RECT 3358.510 911.150 3363.920 916.640 ;
RECT 3495.790 904.780 3499.920 904.840 ;
RECT 3495.790 903.180 3517.630 904.780 ;
RECT 3495.790 903.125 3499.920 903.180 ;
RECT 3489.735 901.280 3493.865 901.355 ;
RECT 3489.570 899.680 3517.630 901.280 ;
RECT 3489.735 899.640 3493.865 899.680 ;
RECT 3548.580 885.990 3552.765 886.075 ;
RECT 3546.270 884.390 3552.880 885.990 ;
RECT 3548.580 884.300 3552.765 884.390 ;
RECT 3495.630 880.750 3499.955 880.850 ;
RECT 3495.630 879.150 3502.060 880.750 ;
RECT 3495.630 879.080 3499.955 879.150 ;
RECT 3554.585 877.540 3558.770 877.620 ;
RECT 3546.270 875.940 3558.940 877.540 ;
RECT 3554.585 875.845 3558.770 875.940 ;
RECT 3489.645 872.300 3493.970 872.360 ;
RECT 3489.645 870.700 3502.060 872.300 ;
RECT 3489.645 870.590 3493.970 870.700 ;
RECT 3548.555 869.090 3552.740 869.205 ;
RECT 3546.270 867.490 3552.850 869.090 ;
RECT 3548.555 867.430 3552.740 867.490 ;
RECT 3495.745 863.850 3500.070 863.935 ;
RECT 3495.745 862.250 3502.060 863.850 ;
RECT 3495.745 862.165 3500.070 862.250 ;
RECT 3554.530 860.640 3558.940 860.750 ;
RECT 3546.270 859.140 3558.940 860.640 ;
RECT 3546.270 859.060 3558.935 859.140 ;
RECT 3546.270 859.040 3558.930 859.060 ;
RECT 3489.650 855.400 3493.975 855.460 ;
RECT 3489.650 853.800 3502.060 855.400 ;
RECT 3489.650 853.690 3493.975 853.800 ;
RECT 3548.560 852.190 3552.740 852.280 ;
RECT 3546.110 850.590 3552.740 852.190 ;
RECT 3548.560 850.480 3552.740 850.590 ;
RECT 3495.650 846.950 3499.975 847.055 ;
RECT 3495.650 845.350 3502.060 846.950 ;
RECT 3495.650 845.285 3499.975 845.350 ;
RECT 3554.525 843.740 3558.710 843.820 ;
RECT 3546.110 842.140 3558.710 843.740 ;
RECT 3554.525 842.045 3558.710 842.140 ;
RECT 3489.680 838.500 3494.005 838.600 ;
RECT 3489.680 836.900 3502.060 838.500 ;
RECT 3489.680 836.830 3494.005 836.900 ;
RECT 3377.040 693.240 3382.450 698.730 ;
RECT 3358.510 685.150 3363.920 690.640 ;
RECT 3495.790 678.780 3499.920 678.840 ;
RECT 3495.790 677.180 3517.630 678.780 ;
RECT 3495.790 677.125 3499.920 677.180 ;
RECT 3489.735 675.280 3493.865 675.355 ;
RECT 3489.570 673.680 3517.630 675.280 ;
RECT 3489.735 673.640 3493.865 673.680 ;
RECT 3548.580 659.990 3552.765 660.075 ;
RECT 3546.270 658.390 3552.880 659.990 ;
RECT 3548.580 658.300 3552.765 658.390 ;
RECT 3495.630 654.750 3499.955 654.850 ;
RECT 3495.630 653.150 3502.060 654.750 ;
RECT 3495.630 653.080 3499.955 653.150 ;
RECT 3554.585 651.540 3558.770 651.620 ;
RECT 3546.270 649.940 3558.940 651.540 ;
RECT 3554.585 649.845 3558.770 649.940 ;
RECT 3489.645 646.300 3493.970 646.360 ;
RECT 3489.645 644.700 3502.060 646.300 ;
RECT 3489.645 644.590 3493.970 644.700 ;
RECT 3548.555 643.090 3552.740 643.205 ;
RECT 3546.270 641.490 3552.850 643.090 ;
RECT 3548.555 641.430 3552.740 641.490 ;
RECT 3495.745 637.850 3500.070 637.935 ;
RECT 3495.745 636.250 3502.060 637.850 ;
RECT 3495.745 636.165 3500.070 636.250 ;
RECT 3554.530 634.640 3558.940 634.750 ;
RECT 3546.270 633.140 3558.940 634.640 ;
RECT 3546.270 633.060 3558.935 633.140 ;
RECT 3546.270 633.040 3558.930 633.060 ;
RECT 3489.650 629.400 3493.975 629.460 ;
RECT 3489.650 627.800 3502.060 629.400 ;
RECT 3489.650 627.690 3493.975 627.800 ;
RECT 3548.560 626.190 3552.740 626.280 ;
RECT 3546.110 624.590 3552.740 626.190 ;
RECT 3548.560 624.480 3552.740 624.590 ;
RECT 3495.650 620.950 3499.975 621.055 ;
RECT 3495.650 619.350 3502.060 620.950 ;
RECT 3495.650 619.285 3499.975 619.350 ;
RECT 3554.525 617.740 3558.710 617.820 ;
RECT 3546.110 616.140 3558.710 617.740 ;
RECT 3554.525 616.045 3558.710 616.140 ;
RECT 3489.680 612.500 3494.005 612.600 ;
RECT 3489.680 610.900 3502.060 612.500 ;
RECT 3489.680 610.830 3494.005 610.900 ;
RECT 3209.530 465.770 3232.720 467.370 ;
Caravan redesign (#321) * Fixed caravan top level power routing and updated views for mag, gds and lef * caravan(rtl): updates ~ typos fix - remove unused pin in chip_io_alt + add caravan_power_routing verilog * Apply automatic changes to Manifest and README.rst * ~ update caravan openlane configs to add extra cell references ~ correct placment and cell names of some macro in caravan interactive script * reharden: caravan + add non functional blocks + add an initial iteration of caravan * Apply automatic changes to Manifest and README.rst * Revert "Fixed caravan top level power routing and updated views for mag, gds and lef" This reverts commit 70628f748af35aaeae06829b05b2c28a49648fc2. * fixed caravan top level power routing * reharden: caravan based on new power routing ~ guard rtl chip_io power pins in the power macro guard * Apply automatic changes to Manifest and README.rst * fixed caravan top level power routing * rehadren: caravan + add caravan signal routing to openlane run ~ change rtl to guard power and analog against routing by openlane by ifndef TOP_ROUTING ~ add pr bounadry for caravan signal routing to fix origin issues * Apply automatic changes to Manifest and README.rst * fix power connection in buffering block and regenerate gl * Apply automatic changes to Manifest and README.rst * updated views for caravan * Added extract unique to lvs-gds-cell target. (#313) * This fixes errors in the top level RTL of caravan that failed to hook up the buffers through the SoC correctly. * Apply automatic changes to Manifest and README.rst * reharden: caravan ~ rtl updated * fixed caravan mag top level * updated views for caravan + signoff * fixed top level cell name * fix syntax error related to signal initialization place in caravan (#319) * fix syntax error related to signal initialization place in caravan- fixed in caravel in another commit * Apply automatic changes to Manifest and README.rst Co-authored-by: M0stafaRady <M0stafaRady@users.noreply.github.com> * Apply automatic changes to Manifest and README.rst Co-authored-by: Marwan Abbas <marwaneltoukhy@aucegypt.edu> Co-authored-by: kareem <kareem.farid@efabless.com> Co-authored-by: kareefardi <kareefardi@users.noreply.github.com> Co-authored-by: Mitch Bailey <d-m-bailey@users.noreply.github.com> Co-authored-by: Tim Edwards <tim@opencircuitdesign.com> Co-authored-by: RTimothyEdwards <RTimothyEdwards@users.noreply.github.com> Co-authored-by: Marwan Abbas <67271180+marwaneltoukhy@users.noreply.github.com> Co-authored-by: M0stafaRady <107422726+M0stafaRady@users.noreply.github.com> Co-authored-by: M0stafaRady <M0stafaRady@users.noreply.github.com> Co-authored-by: jeffdi <jeffdi@users.noreply.github.com>
2022-10-21 09:37:41 -05:00
RECT 643.050 206.310 718.230 208.000 ;
RECT 650.710 202.910 724.725 204.610 ;
Caravan top lvs (#67) * - update caravan configuration * change correct gpio_default blocks instance names * implement powerrouting work around * place spare logic blocks * keep the history of runs and sym link last/final one * - update caravan mag, def and gl views - add fake power routing cell in the rtl as a placeholder for openlane to prevent routing on that cell - fix some syntax errors in chip_io_alt - match simple_por lef pins with mag by regenerating it * Apply automatic changes to Manifest and README.rst * add caravan power routing lef * - update mag and def view of caravan - add_macro_placement for fake cell * Added back the power routing to Caravan, fixed DRC errors, ran LVS, corrected placement of isolated substrate regions, and replaced the signal routing for the analog lines. Be aware that merging with main may cause issues with the mgmt_protect.mag file and its subcells mprj2_logic_high.mag and mprj_logic_high.mag. It may be worth cherry-picking the files to merge and exclude those layouts. Co-authored-by: kareem <kareem.farid@efabless.com> Co-authored-by: kareefardi <kareefardi@users.noreply.github.com> Co-authored-by: Jeff DiCorpo <42048757+jeffdi@users.noreply.github.com>
2022-04-14 17:05:16 -05:00
END
END caravan_power_routing
END LIBRARY