riscv
/
alliance
mirror of https://gitlab.lip6.fr/vlsi-eda/alliance.git
1
0
Fork 0
Code Issues Projects Releases Wiki Activity

nouveaux oo

This commit is contained in:
Olivier Sirol 2000-11-06 13:02:21 +00:00
parent d1f845b89f
commit f54fe6062d
1 changed files with 6 additions and 6 deletions
Show Stats Download Patch File Download Diff File Expand all files Collapse all files

12
alliance/share/man/man5/lax.5
View File

@ -1,4 +1,4 @@
.\" $Id: lax.5,v 1.1 1999/05/31 17:30:27 alliance Exp $
.\" $Id: lax.5,v 1.2 2000/11/06 13:02:21 czo Exp $
.\" ,,,
.\" (o o)
.\" ####=====oOO--(_)--OOO=========================================####
@ -15,7 +15,7 @@
.\" ####===========================================================####
.\"
.\"
.\" $Id: lax.5,v 1.1 1999/05/31 17:30:27 alliance Exp $
.\" $Id: lax.5,v 1.2 2000/11/06 13:02:21 czo Exp $
.\"
.\"
.TH LAX 5 "October 1, 1997" "ASIM/LIP6" "CAO\-VLSI Reference Manual"
@ -95,7 +95,7 @@ ARCHITECTURE behaviour_data_flow OF digia IS
## This line is a comment
## The following parameters are used in bop scmap and glop
## The following parameters are used in boom boog and loon.
## Set the Optimisation Mode (0..4)
## 0 : full area optimisation
@ -187,9 +187,9 @@ clock:1;
.SH SEE ALSO
.br
.BR \fBbop\fP (1),
.BR \fBglop\fP (1),
.BR \fBscmap\fP (1),
.BR \fBboom\fP (1),
.BR \fBboog\fP (1),
.BR \fBloon\fP (1),
.BR \fBc4map\fP (1),