riscv
/
alliance
mirror of https://gitlab.lip6.fr/vlsi-eda/alliance.git
1
0
Fork 0
Code Issues Projects Releases Wiki Activity

precision sur les parametres qu'utilisent boog et loon

This commit is contained in:
Francois Donnet 2001-11-14 11:23:24 +00:00
parent 8be2f9dd7f
commit cbab78db57
1 changed files with 10 additions and 11 deletions
Show Stats Download Patch File Download Diff File Expand all files Collapse all files

21
alliance/share/man/man5/lax.5
View File

@ -1,4 +1,4 @@
.\" $Id: lax.5,v 1.2 2000/11/06 13:02:21 czo Exp $ .\" $Id: lax.5,v 1.3 2001/11/14 11:23:24 francois Exp $
.\" ,,, .\" ,,,
.\" (o o) .\" (o o)
.\" ####=====oOO--(_)--OOO=========================================#### .\" ####=====oOO--(_)--OOO=========================================####
@ -15,7 +15,7 @@
.\" ####===========================================================#### .\" ####===========================================================####
.\" .\"
.\" .\"
.\" $Id: lax.5,v 1.2 2000/11/06 13:02:21 czo Exp $ .\" $Id: lax.5,v 1.3 2001/11/14 11:23:24 francois Exp $
.\" .\"
.\" .\"
.TH LAX 5 "October 1, 1997" "ASIM/LIP6" "CAO\-VLSI Reference Manual" .TH LAX 5 "October 1, 1997" "ASIM/LIP6" "CAO\-VLSI Reference Manual"
@ -94,13 +94,11 @@ ARCHITECTURE behaviour_data_flow OF digia IS
## This line is a comment ## This line is a comment
## The following parameters are used in boom boog and loon.
## Set the Optimisation Mode (0..4) ## Set the Optimisation Mode (0..4)
## 0 : full area optimisation ## 0 : full area optimisation
## 2 : 50% area, 50% delay ## 2 : 50% area, 50% delay
## 4 : full delay optimisation ## 4 : full delay optimisation
## Used by boog and loon
#M{4} #M{4}
@ -110,11 +108,10 @@ ARCHITECTURE behaviour_data_flow OF digia IS
#L{5} #L{5}
## Set the list of delayed inputs ## External Input Delay (in ns)
## This can be used to delay some primary inputs of
## the circuit. Delay is in ns (nano-seconds).
## Those signals are taken into account to optimise ## Those signals are taken into account to optimise
## the global delay of the circuit. ## the global delay of the circuit.
## Used by boog and loon
#D{ #D{
i(3):300; i(3):300;
i(0):100; i(0):100;
@ -166,13 +163,14 @@ ef_e4;
jour:50; jour:50;
} }
## Output Capacitance : The primary outputs of the circuit ## External Output Capacitance (in fF)
## can have capacitance. (in fF) ## Used by boog and loon
#C{ #C{
porte:50; porte:50;
} }
## Input Impedance (in Ohms) ## External Input Impedance (in Ohms)
## Used by boog and loon
#I{ #I{
jour:5000; jour:5000;
} }
@ -190,6 +188,7 @@ clock:1;
.BR \fBboom\fP (1), .BR \fBboom\fP (1),
.BR \fBboog\fP (1), .BR \fBboog\fP (1),
.BR \fBloon\fP (1), .BR \fBloon\fP (1),
.BR \fBglop\fP (1),
.BR \fBc4map\fP (1), .BR \fBc4map\fP (1),