riscv
/
alliance
mirror of https://gitlab.lip6.fr/vlsi-eda/alliance.git
1
0
Fork 0
Code Issues Projects Releases Wiki Activity

Modif pour Amal

This commit is contained in:
The Syf Tool 1999-09-28 08:47:50 +00:00
parent bf80c18481
commit a1ceea57cf
1 changed files with 2 additions and 2 deletions
Show Stats Download Patch File Download Diff File Expand all files Collapse all files

4
alliance/share/man/man5/fsm.5
View File

@ -1,4 +1,4 @@
.\" $Id: fsm.5,v 1.1 1999/05/31 17:30:26 alliance Exp $ .\" $Id: fsm.5,v 1.2 1999/09/28 08:47:50 syf Exp $
.\" @(#)FSM.5 2.1 Sep 24 1995 UPMC ; Jacomme L. .\" @(#)FSM.5 2.1 Sep 24 1995 UPMC ; Jacomme L.
.TH FSM 5 "October 1, 1997" "ASIM/LIP6" "VHDL subset of ASIM/LIP6/CAO-VLSI lab." .TH FSM 5 "October 1, 1997" "ASIM/LIP6" "VHDL subset of ASIM/LIP6/CAO-VLSI lab."
@ -108,7 +108,7 @@ A case statement is used to describe, for each state, the next state and outputs
.br .br
The second process sensitivity list contains the clock signal, so this process The second process sensitivity list contains the clock signal, so this process
is enabled whenever clock changes. is enabled whenever clock changes.
Both Level sensitive latches, and falling edge triggered flip flops can be used for Both Level sensitive latches, and edge triggered flip flops can be used for
state registers and stack implementation. state registers and stack implementation.
.br .br
.SH EXAMPLES .SH EXAMPLES