riscv
/
alliance
mirror of https://gitlab.lip6.fr/vlsi-eda/alliance.git
1
0
Fork 0
Code Issues Projects Releases Wiki Activity

offuscated man

This commit is contained in:
Christophe Alexandre 2002-10-17 17:00:06 +00:00
parent 98290002de
commit 63d46c36db
1 changed files with 4 additions and 4 deletions
Show Stats Download Patch File Download Diff File Expand all files Collapse all files

8
alliance/src/vasy/man1/vasy.1
View File

@ -1,4 +1,4 @@
.\" $Id: vasy.1,v 1.1 2002/03/26 15:17:15 ludo Exp $
.\" $Id: vasy.1,v 1.2 2002/10/17 17:00:06 xtof Exp $
.\" @(#)Labo.l 2.2 95/09/24 UPMC; Author: Jacomme L.
.pl -.4
.TH VASY 1 "November 26, 1999" "ASIM/LIP6" "CAO\-VLSI Reference Manual"
@ -86,8 +86,8 @@ size is greater than \fBnum\fP
.TP 10
\f4\-L\fP
A file .lax (see lax(5) for details) is generated. This file contains the list of
all signals that must be kept during the synthesis step, using \fBbop\fP (see
bop(1) for details). (taken into account only with option -a).
all signals that must be kept during the synthesis step, using \fBboom\fP (see
boom(1) for details). (taken into account only with option -a).
.TP 10
\f4\-P file\fP
Specifies a file containing a list of logical and physical package name:
@ -105,7 +105,7 @@ work.components.all : pkg_components
.BR catal (5).
.BR lax (5).
.BR asimut (1),
.BR bop (1),
.BR boom (1),
.BR MBK_WORK_LIB (1).
.BR MBK_CATA_LIB (1).
.BR MBK_CATAL_NAME (1).