riscv
/
alliance
mirror of https://gitlab.lip6.fr/vlsi-eda/alliance.git
1
0
Fork 0
Code Issues Projects Releases Wiki Activity

Typo + wrong interface corrected in manual page

This commit is contained in:
Frederic Petrot 2002-06-12 16:10:41 +00:00
parent 31fd29c29b
commit 43398e5276
1 changed files with 13 additions and 17 deletions
Show Stats Download Patch File Download Diff File Expand all files Collapse all files

30
alliance/src/genlib/man3/DPGEN_SHIFT.3
View File

@ -1,4 +1,4 @@
.\\" auto-generated by docbook2man-spec $Revision: 1.1 $ .\\" auto-generated by docbook2man-spec $Revision: 1.2 $
.TH "DPGEN_SHIFT" "3" "24 May 2002" "ASIM/LIP6" "Alliance - genlib User's Manual" .TH "DPGEN_SHIFT" "3" "24 May 2002" "ASIM/LIP6" "Alliance - genlib User's Manual"
.SH NAME .SH NAME
DPGEN_SHIFT \- Shifter Macro-Generator DPGEN_SHIFT \- Shifter Macro-Generator
@ -21,7 +21,7 @@ Generate a \fIN\fR bits shifter named \fImodelname\fR.
How it works : How it works :
.TP 0.2i .TP 0.2i
\(bu \(bu
if op[0] signal is set to '1' perform if the op[0] signal is set to '1' perform
a right shift, left shift otherwise. a right shift, left shift otherwise.
.TP 0.2i .TP 0.2i
\(bu \(bu
@ -30,8 +30,8 @@ a sign extention, i.e. an arithmetic shift (only meaningful in case
of a right shift). of a right shift).
.TP 0.2i .TP 0.2i
\(bu \(bu
shamt : specify the shift amount. The wide of this signal shamt specifies the shift amount. The width of this signal
(\fIY\fR) is computed from the operator's wide : (\fIY\fR) is computed from the operator's width :
Y = log2(N) - 1. Y = log2(N) - 1.
.PP .PP
.SS "TERMINAL NAMES" .SS "TERMINAL NAMES"
@ -51,20 +51,16 @@ vss : ground.
.PP .PP
.sp .sp
.nf .nf
GENLIB_MACRO(DPGEN_SHIFT, "model_shift_32" GENLIB_MACRO(DPGEN_SHIFT, "model_shift_32",
, F_BEHAV|F_PLACE F_BEHAV|F_PLACE, 32);
, 32
);
GENLIB_LOINS( "model_shift_32" GENLIB_LOINS( "model_shift_32",
, "instance1_shift_32" "instance1_shift_32",
, "add_sub" "op[1:0]",
, "op[1:0]" "shamt[4:0]",
, "shamt[4:0]" "i0[31:0]",
, "i0[31:0]" "q[31:0]",
, "q[31:0]" "vdd", "vss", NULL);
, "vdd", "vss", NULL
);
.sp .sp
.fi .fi