riscv
/
alliance
mirror of https://gitlab.lip6.fr/vlsi-eda/alliance.git
1
0
Fork 0
Code Issues Projects Releases Wiki Activity

Bug: In the "synopsys" vhdl driver, output port could read after type conversion step ! 

Fix: apply SimplifyRtlFigure one more time
This commit is contained in:
Ludovic Jacomme 2007-11-09 20:25:55 +00:00
parent 17d1738b1f
commit 2391b7e3e4
1 changed files with 1 additions and 0 deletions
Show Stats Download Patch File Download Diff File Expand all files Collapse all files

1
alliance/src/vasy/src/vasy_drvsyn.c
View File

@ -2495,6 +2495,7 @@ void VasyDriveSynopsysRtlFig( RtlFigure, FileName )
** Special treatments for Synopsys ** Special treatments for Synopsys
*/ */
VasyDriveSynopsysTreatFigure( RtlFigure ); VasyDriveSynopsysTreatFigure( RtlFigure );
VasySimplifyRtlFig( RtlFigure );
VasyDriveSynopsysEntity( RtlFigure ); VasyDriveSynopsysEntity( RtlFigure );
VasyDriveSynopsysArchi( RtlFigure ); VasyDriveSynopsysArchi( RtlFigure );