riscv
/
alliance
mirror of https://gitlab.lip6.fr/vlsi-eda/alliance.git
1
0
Fork 0
Code Issues Projects Releases Wiki Activity

encore plus de fruits

This commit is contained in:
Ludovic Jacomme 2002-08-07 13:23:58 +00:00
parent a26e6a86f7
commit 019a8d3616
1 changed files with 4 additions and 3 deletions
Show Stats Download Patch File Download Diff File Expand all files Collapse all files

7
alliance/src/ctl/man5/ctl.5
View File

@ -24,10 +24,11 @@ by \fBmoka\fP(1) during the model checking.
The formulae statement part described all the CTL formulae that have to be verified.
.br
All boolean VHDL operators are supported (see vbe(5)) and also the 8 CTL operators
AF, AG, AX, AU, EF, EG, EX and EU. The CTL file format support also the imply
boolean operator '->' and the equivalence operator '<=>'.
All boolean and relational VHDL operators are supported (see vbe(5)) and also
the 8 CTL operators AF, AG, AX, AU, EF, EG, EX and EU. The CTL file format
support also the imply boolean operator '->' and the equivalence operator '<=>'.
.br
.SH EXAMPLE
.PP
.nf