| .. |
|
clb_arch.svg
|
[Doc] Correct bug in I/O circuit design and use svg instead of png in documentation
|
2020-11-19 16:13:27 -07:00 |
|
embedded_io_schematic.svg
|
[Doc] Correct bug in I/O circuit design and use svg instead of png in documentation
|
2020-11-19 16:13:27 -07:00 |
|
fabric_scan_chain.svg
|
[Doc] Correct bug in I/O circuit design and use svg instead of png in documentation
|
2020-11-19 16:13:27 -07:00 |
|
fle_arch.svg
|
[Doc] Add images for multi-mode logic element architecture
|
2020-11-25 17:17:07 -07:00 |
|
fle_arch_dual_lut3_mode.svg
|
[Doc] Add images for multi-mode logic element architecture
|
2020-11-25 17:17:07 -07:00 |
|
fle_arch_shift_reg_mode.svg
|
[Doc] Add images for multi-mode logic element architecture
|
2020-11-25 17:17:07 -07:00 |
|
fle_arch_single_lut4_mode.svg
|
[Doc] Add images for multi-mode logic element architecture
|
2020-11-25 17:17:07 -07:00 |
|
fle_arch_softadder_dual_lut3_mode.svg
|
[Doc] Add figures about fle architecture v1.1
|
2020-12-04 09:27:11 -07:00 |
|
fle_arch_softadder_schematic.svg
|
[Doc] Add figures about fle architecture v1.1
|
2020-12-04 09:27:11 -07:00 |
|
fle_arch_softadder_shift_register_mode.svg
|
[Doc] Add figures about fle architecture v1.1
|
2020-12-04 09:27:11 -07:00 |
|
fle_arch_softadder_single_lut4_mode.svg
|
[Doc] Add figures about fle architecture v1.1
|
2020-12-04 09:27:11 -07:00 |
|
fle_arch_softadder_soft_adder_mode.svg
|
[Doc] Add figures about fle architecture v1.1
|
2020-12-04 09:27:11 -07:00 |
|
fpga_arch.svg
|
[Doc] Correct bug in I/O circuit design and use svg instead of png in documentation
|
2020-11-19 16:13:27 -07:00 |
|
fpga_io_map_logic_analyzer_mode.svg
|
[Doc] Correct bug in I/O circuit design and use svg instead of png in documentation
|
2020-11-19 16:13:27 -07:00 |
|
fpga_io_map_wishbone_mode.svg
|
[Doc] Minor bug fix in the I/O mapping to wishbone
|
2020-11-20 18:26:41 -07:00 |
|
fpga_io_switch.svg
|
[Doc] Fix pin direction typo in I/O resource map
|
2020-11-28 20:13:05 -07:00 |
6fca7b9641
