mirror of https://github.com/lnis-uofu/SOFA.git
176 lines
5.2 KiB
JSON
176 lines
5.2 KiB
JSON
{
|
|
"caravel_gpio_input_name": "io_in",
|
|
"caravel_gpio_output_name": "io_out",
|
|
"caravel_gpio_direction_name": "io_oeb",
|
|
"caravel_logic_analyzer_input_name": "la_data_in",
|
|
"caravel_logic_analyzer_output_name": "la_data_out",
|
|
"caravel_logic_analyzer_direction_name": "la_oen",
|
|
"caravel_wishbone_clock_input_name": "wb_clk_i",
|
|
"caravel_wishbone_reset_input_name": "wb_rst_i",
|
|
"caravel_wishbone_ack_output_name": "wbs_ack_o",
|
|
"caravel_wishbone_cyc_input_name": "wbs_cyc_i",
|
|
"caravel_wishbone_stb_input_name": "wbs_stb_i",
|
|
"caravel_wishbone_we_input_name": "wbs_we_i",
|
|
"caravel_wishbone_sel_input_name": "wbs_sel_i",
|
|
"caravel_wishbone_address_input_name": "wbs_adr_i",
|
|
"caravel_wishbone_data_input_name": "wbs_dat_i",
|
|
"caravel_wishbone_data_output_name": "wbs_dat_o",
|
|
"fpga_gpio_input_name": "gfpga_pad_EMBEDDED_IO_HD_SOC_IN",
|
|
"fpga_gpio_output_name": "gfpga_pad_EMBEDDED_IO_HD_SOC_OUT",
|
|
"fpga_gpio_direction_name": "gfpga_pad_EMBEDDED_IO_HD_SOC_DIR",
|
|
"mode_switch_pin_name": "wb_la_switch",
|
|
"inverted_mode_switch_pin_name": "wb_la_switch_b",
|
|
"pins": [
|
|
{
|
|
"fpga_pin_type": "io",
|
|
"fpga_pin_index": "0:11",
|
|
"caravel_pin_type": ["gpio"],
|
|
"caravel_pin_index": ["24:13"]
|
|
},
|
|
{
|
|
"fpga_pin_type": "ccff_head",
|
|
"fpga_pin_index": "0:0",
|
|
"caravel_pin_type": ["input"],
|
|
"caravel_pin_index": ["12:12"]
|
|
},
|
|
{
|
|
"fpga_pin_type": "sc_tail",
|
|
"fpga_pin_index": "0:0",
|
|
"caravel_pin_type": ["output"],
|
|
"caravel_pin_index": ["11:11"]
|
|
},
|
|
{
|
|
"fpga_pin_type": "io",
|
|
"fpga_pin_index": "12:18",
|
|
"caravel_pin_type": ["gpio"],
|
|
"caravel_pin_index": ["10:4"]
|
|
},
|
|
{
|
|
"fpga_pin_type": "prog_reset",
|
|
"fpga_pin_index": "0:0",
|
|
"caravel_pin_type": ["input"],
|
|
"caravel_pin_index": ["3:3"]
|
|
},
|
|
{
|
|
"fpga_pin_type": "reset",
|
|
"fpga_pin_index": "0:0",
|
|
"caravel_pin_type": ["input"],
|
|
"caravel_pin_index": ["2:2"]
|
|
},
|
|
{
|
|
"fpga_pin_type": "IO_ISOL_N",
|
|
"fpga_pin_index": "0:0",
|
|
"caravel_pin_type": ["input"],
|
|
"caravel_pin_index": ["1:1"]
|
|
},
|
|
{
|
|
"fpga_pin_type": "Test_en",
|
|
"fpga_pin_index": "0:0",
|
|
"caravel_pin_type": ["input"],
|
|
"caravel_pin_index": ["0:0"]
|
|
},
|
|
{
|
|
"fpga_pin_type": "io",
|
|
"fpga_pin_index": "19:23",
|
|
"caravel_pin_type": ["logic_analyzer_io"],
|
|
"caravel_pin_index": ["127:123"]
|
|
},
|
|
{
|
|
"fpga_pin_type": "io",
|
|
"fpga_pin_index": "24:29",
|
|
"caravel_pin_type": ["logic_analyzer_io"],
|
|
"caravel_pin_index": ["122:117"]
|
|
},
|
|
{
|
|
"fpga_pin_type": "io",
|
|
"fpga_pin_index": "30:61",
|
|
"caravel_pin_type": ["logic_analyzer_io", "wishbone_data_output"],
|
|
"caravel_pin_index": ["116:85", "0:31"]
|
|
},
|
|
{
|
|
"fpga_pin_type": "io",
|
|
"fpga_pin_index": "62:93",
|
|
"caravel_pin_type": ["logic_analyzer_io", "wishbone_data_input"],
|
|
"caravel_pin_index": ["84:53", "0:31"]
|
|
},
|
|
{
|
|
"fpga_pin_type": "io",
|
|
"fpga_pin_index": "94:125",
|
|
"caravel_pin_type": ["logic_analyzer_io", "wishbone_address_input"],
|
|
"caravel_pin_index": ["52:21", "0:31"]
|
|
},
|
|
{
|
|
"fpga_pin_type": "io",
|
|
"fpga_pin_index": "126:129",
|
|
"caravel_pin_type": ["logic_analyzer_io", "wishbone_sel_input"],
|
|
"caravel_pin_index": ["20:17", "0:3"]
|
|
},
|
|
{
|
|
"fpga_pin_type": "io",
|
|
"fpga_pin_index": "130:130",
|
|
"caravel_pin_type": ["logic_analyzer_io", "wishbone_we_input"],
|
|
"caravel_pin_index": ["16:16", "0:0"]
|
|
},
|
|
{
|
|
"fpga_pin_type": "io",
|
|
"fpga_pin_index": "131:131",
|
|
"caravel_pin_type": ["logic_analyzer_io", "wishbone_stb_input"],
|
|
"caravel_pin_index": ["15:15", "0:0"]
|
|
},
|
|
{
|
|
"fpga_pin_type": "io",
|
|
"fpga_pin_index": "132:132",
|
|
"caravel_pin_type": ["logic_analyzer_io", "wishbone_cyc_input"],
|
|
"caravel_pin_index": ["14:14", "0:0"]
|
|
},
|
|
{
|
|
"fpga_pin_type": "io",
|
|
"fpga_pin_index": "133:133",
|
|
"caravel_pin_type": ["logic_analyzer_io", "wishbone_ack_output"],
|
|
"caravel_pin_index": ["13:13", "0:0"]
|
|
},
|
|
{
|
|
"fpga_pin_type": "io",
|
|
"fpga_pin_index": "134:134",
|
|
"caravel_pin_type": ["logic_analyzer_io", "wishbone_reset_input"],
|
|
"caravel_pin_index": ["12:12", "0:0"]
|
|
},
|
|
{
|
|
"fpga_pin_type": "io",
|
|
"fpga_pin_index": "135:135",
|
|
"caravel_pin_type": ["logic_analyzer_io", "wishbone_clock_input"],
|
|
"caravel_pin_index": ["11:11", "0:0"]
|
|
},
|
|
{
|
|
"fpga_pin_type": "prog_clk",
|
|
"fpga_pin_index": "0:0",
|
|
"caravel_pin_type": ["input"],
|
|
"caravel_pin_index": ["37:37"]
|
|
},
|
|
{
|
|
"fpga_pin_type": "clk",
|
|
"fpga_pin_index": "0:0",
|
|
"caravel_pin_type": ["input"],
|
|
"caravel_pin_index": ["36:36"]
|
|
},
|
|
{
|
|
"fpga_pin_type": "ccff_tail",
|
|
"fpga_pin_index": "0:0",
|
|
"caravel_pin_type": ["output"],
|
|
"caravel_pin_index": ["35:35"]
|
|
},
|
|
{
|
|
"fpga_pin_type": "io",
|
|
"fpga_pin_index": "136:143",
|
|
"caravel_pin_type": ["gpio"],
|
|
"caravel_pin_index": ["34:27"]
|
|
},
|
|
{
|
|
"fpga_pin_type": "sc_head",
|
|
"fpga_pin_index": "0:0",
|
|
"caravel_pin_type": ["input"],
|
|
"caravel_pin_index": ["26:26"]
|
|
}
|
|
]
|
|
}
|