.. |
cbx_1__0__icv_in_design.gds
|
[Design] Added FPGA22 design with SKY130_FD_SC_HD
|
2020-10-26 23:59:20 -06:00 |
cbx_1__1__icv_in_design.gds
|
[Design] Added FPGA22 design with SKY130_FD_SC_HD
|
2020-10-26 23:59:20 -06:00 |
cbx_1__2__icv_in_design.gds
|
[Design] Added FPGA22 design with SKY130_FD_SC_HD
|
2020-10-26 23:59:20 -06:00 |
cby_0__1__icv_in_design.gds
|
[Design] Added FPGA22 design with SKY130_FD_SC_HD
|
2020-10-26 23:59:20 -06:00 |
cby_1__1__icv_in_design.gds
|
[Design] Added FPGA22 design with SKY130_FD_SC_HD
|
2020-10-26 23:59:20 -06:00 |
sb_0__0__icv_in_design.gds
|
[Design] Added FPGA22 design with SKY130_FD_SC_HD
|
2020-10-26 23:59:20 -06:00 |
sb_0__1__icv_in_design.gds
|
[Design] Added FPGA22 design with SKY130_FD_SC_HD
|
2020-10-26 23:59:20 -06:00 |
sb_0__2__icv_in_design.gds
|
[Design] Added FPGA22 design with SKY130_FD_SC_HD
|
2020-10-26 23:59:20 -06:00 |
sb_1__0__icv_in_design.gds
|
[Design] Added FPGA22 design with SKY130_FD_SC_HD
|
2020-10-26 23:59:20 -06:00 |
sb_1__1__icv_in_design.gds
|
[Design] Added FPGA22 design with SKY130_FD_SC_HD
|
2020-10-26 23:59:20 -06:00 |
sb_1__2__icv_in_design.gds
|
[Design] Added FPGA22 design with SKY130_FD_SC_HD
|
2020-10-26 23:59:20 -06:00 |
sb_2__0__icv_in_design.gds
|
[Design] Added FPGA22 design with SKY130_FD_SC_HD
|
2020-10-26 23:59:20 -06:00 |
sb_2__1__icv_in_design.gds
|
[Design] Added FPGA22 design with SKY130_FD_SC_HD
|
2020-10-26 23:59:20 -06:00 |
sb_2__2__icv_in_design.gds
|
[Design] Added FPGA22 design with SKY130_FD_SC_HD
|
2020-10-26 23:59:20 -06:00 |