riscv
/
SOFA
mirror of https://github.com/lnis-uofu/SOFA.git
1
0
Fork 0
Code Issues Projects Releases Wiki Activity
445 Commits 16 Branches 1 Tag 1.8 GiB
Commit Graph

2 Commits

Author SHA1 Message Date
Ganesh Gore f385c0ca11 [FPGA1212_v1.1] Added OpenFPGA task and verilog netlist 2020-12-02 01:43:05 -07:00
tangxifan 31dcd4a17f [HDL] Add a wrapper for HD MUX2 cell required by carry logic 2020-11-27 16:01:27 -07:00