riscv
/
SOFA
mirror of https://github.com/lnis-uofu/SOFA.git
1
0
Fork 0
Code Issues Projects Releases Wiki Activity
114 Commits 16 Branches 1 Tag 1.8 GiB
Commit Graph

2 Commits

Author SHA1 Message Date
tangxifan a2b42c2e5f [Script] Now use variables to redirect the output directory of Verilog/SDC files 2020-10-09 16:00:41 -06:00
tangxifan 64bbaf374d [Flow] Add scripts to run OpenFPGA tasks 2020-10-09 14:49:54 -06:00