[HDL] Add primitive include lines for digital I/O built with HD cells

This commit is contained in:
tangxifan 2020-12-06 11:35:35 -07:00
parent 21a4928002
commit aa90424ada
1 changed files with 6 additions and 0 deletions

View File

@ -0,0 +1,6 @@
`timescale 1ns/1ps
`include "/research/ece/lnis/USERS/tang/github/skywater-openfpga/PDK/skywater-pdk/libraries/sky130_fd_sc_hd/latest/cells/or2b/sky130_fd_sc_hd__or2b_4.v"
`include "/research/ece/lnis/USERS/tang/github/skywater-openfpga/PDK/skywater-pdk/libraries/sky130_fd_sc_hd/latest/cells/inv/sky130_fd_sc_hd__inv_1.v"
`include "/research/ece/lnis/USERS/tang/github/skywater-openfpga/PDK/skywater-pdk/libraries/sky130_fd_sc_hd/latest/cells/ebufn/sky130_fd_sc_hd__ebufn_4.v"