riscv
/
SOFA
mirror of https://github.com/lnis-uofu/SOFA.git
1
0
Fork 0
Code Issues Projects Releases Wiki Activity

[HDL] Bug fix in VSS port naming

This commit is contained in:
tangxifan 2020-12-16 13:40:09 -07:00
parent 3b56703c35
commit 3897c18ebe
1 changed files with 1 additions and 1 deletions
Show Stats Download Patch File Download Diff File Expand all files Collapse all files

2
HDL/common/user_project_wrapper.v
View File

@ -70,7 +70,7 @@ module user_project_wrapper #(
.vssd1(vssd1), // User area 1 digital ground .vssd1(vssd1), // User area 1 digital ground
.vssd2(vssd2), // User area 2 digital ground .vssd2(vssd2), // User area 2 digital ground
.VDD(vccd1), .VDD(vccd1),
.VCC(vssd1), .VSS(vssd1),
`endif `endif
// MGMT core clock and reset // MGMT core clock and reset