riscv
/
SOFA
mirror of https://github.com/lnis-uofu/SOFA.git
1
0
Fork 0
Code Issues Projects Releases Wiki Activity

[Arch] Patch reset port name to be consistent with post-PnR netlist

This commit is contained in:
tangxifan 2020-12-02 13:46:40 -07:00
parent 20cba3f558
commit 06731e092e
1 changed files with 1 additions and 1 deletions
Show Stats Download Patch File Download Diff File Expand all files Collapse all files

2
ARCH/openfpga_arch_template/k4_frac_N8_reset_softadder_register_scan_chain_caravel_io_skywater130nm_fdhd_cc_openfpga.xml
View File

@ -230,7 +230,7 @@
</direct_connection> </direct_connection>
<tile_annotations> <tile_annotations>
<global_port name="clk" tile_port="clb.clk" is_clock="true" default_val="0"/> <global_port name="clk" tile_port="clb.clk" is_clock="true" default_val="0"/>
<global_port name="reset" tile_port="clb.reset" is_reset="true" default_val="1"/> <global_port name="Reset" tile_port="clb.reset" is_reset="true" default_val="1"/>
</tile_annotations> </tile_annotations>
<pb_type_annotations> <pb_type_annotations>
<!-- physical pb_type binding in complex block IO --> <!-- physical pb_type binding in complex block IO -->