SOFA/README.md

57 lines
2.3 KiB
Markdown
Raw Normal View History

2020-12-04 15:09:40 -06:00
# SOFA
2020-11-30 22:29:15 -06:00
[![linux_build](https://github.com/LNIS-Projects/skywater-openfpga/workflows/linux_build/badge.svg)](https://github.com/LNIS-Projects/skywater-openfpga/actions)
[![Documentation Status](https://readthedocs.org/projects/skywater-openfpga/badge/?version=latest)](https://skywater-openfpga.readthedocs.io/en/latest/?badge=latest)
## Introduction
2020-12-04 15:09:40 -06:00
SOFA (**S**kywater **O**pensource **F**PG**A**s) are a series of open-source FPGA IPs using the open-source [Skywater 130nm PDK](https://github.com/google/skywater-pdk) and [OpenFPGA](https://github.com/lnis-uofu/OpenFPGA) framework
2021-04-02 12:33:34 -05:00
<p>
2021-04-02 12:27:48 -05:00
<img src="./DOC/source/device/hd_fpga/figures/sofa_hd_layout.png" width="200" align="right">
<img src="./DOC/source/device/hd_fpga/figures/qlsofa_hd_layout.png" width="200" align="right">
<img src="./DOC/source/device/hd_fpga/figures/sofa_chd_layout.png" width="200" align="right">
2021-04-02 12:33:34 -05:00
</p>
2021-04-02 12:27:48 -05:00
## Quick Start
```bash
#Clone the repository and go inside it
git clone https://github.com/LNIS-Projects/skywater-openfpga.git
python3 SCRIPT/repo_setup.py --openfpga_root_path ${OPENFPGA_PROJECT_DIRECTORY}
```
---
* If you have openfpga repository cloned at the same level of this project, you can simple call
```bash
python3 SCRIPT/repo_setup.py
```
2020-11-13 10:21:22 -06:00
Otherwise, you should provide full path using the option _--openfpga\_root\_path_
2021-04-02 12:27:48 -05:00
## Chip Gallery
You can find a chip gallery in the online documentation.
## Directory Organization
* Keep this folder clean and organized as follows
2020-10-09 23:37:39 -05:00
- **DOC**: documentation of the project
- **ARCH**: Architecture XML and other input files which OpenFPGA requires to generate Verilog netlists
- **BENCHMARK**: Benchmarks to be tested on the FPGA fabric
- **HDL**: Hardware description netlists for the FPGA fabrics
- **SDC**: design constraints
- **SCRIPT**: Scripts to setup, run OpenFPGA etc.
- **TESTBENCH**: Verilog testbenches generated by OpenFPGA
- **PDK**: Technology files linked from skywater opensource pdk
2020-10-09 23:41:04 -05:00
- **SNPS\_ICC2**: workspace of Synopsys IC Compiler 2
Keep a README inside the folder about the ICC2 version and how-to-use.
- **MSIM**: workspace of verification using Mentor ModelSim
---
* Note:
2020-10-09 23:41:04 -05:00
- Please **ONLY** place folders under this directory.
README should be the **ONLY** file under this directory
- Each EDA tool should have **independent** workspace in separated directories