OpenFPGA/vpr7_rram/vpr/SRC/syn_verilog/verilog_submodules.h

void dump_verilog_submodules(char* submodule_dir, 
                             t_arch Arch, 
                             t_det_routing_arch* routing_arch);