OpenFPGA/vpr7_x2p/vpr/SRC/fpga_x2p
tangxifan dcc96bf7f5 bug fixing 2019-07-17 08:25:52 -06:00
..
base bug fixing 2019-07-17 08:25:52 -06:00
bitstream added Switch Block SubType and SubFs for tileable rr_graph generation 2019-07-02 10:00:02 -06:00
clb_pin_remap cleaned unused variables 2019-05-13 14:45:02 -06:00
router added Switch Block SubType and SubFs for tileable rr_graph generation 2019-07-02 10:00:02 -06:00
shell Merge branch 'multimode_clb' of https://github.com/LNIS-Projects/OpenFPGA into multimode_clb 2019-05-13 14:45:57 -06:00
spice added Switch Block SubType and SubFs for tileable rr_graph generation 2019-07-02 10:00:02 -06:00
verilog bug fixing 2019-07-17 08:25:52 -06:00