OpenFPGA/yosys/backends/firrtl/.gitignore

3 lines
20 B
Plaintext