OpenFPGA/yosys/backends/firrtl/.gitignore

3 lines
20 B
Plaintext
Raw Normal View History

test.fir
test_out.v