riscv
/
OpenFPGA
mirror of https://github.com/lnis-uofu/OpenFPGA.git
1
0
Fork 0
Code Issues Projects Releases Wiki Activity
OpenFPGA/openfpga/test_blif
History
tangxifan 2a260a05aa add a microbenchmark `and_latch` to test LUTs in wired mode 2020-03-11 10:40:59 -06:00
..
and.blif start debugging with micro benchmarks. Spot problem in local routing 2020-02-28 15:41:32 -07:00
and.v start debugging with micro benchmarks. Spot problem in local routing 2020-02-28 15:41:32 -07:00
and_latch.act add a microbenchmark `and_latch` to test LUTs in wired mode 2020-03-11 10:40:59 -06:00
and_latch.blif add a microbenchmark `and_latch` to test LUTs in wired mode 2020-03-11 10:40:59 -06:00
and_latch.v add a microbenchmark `and_latch` to test LUTs in wired mode 2020-03-11 10:40:59 -06:00