riscv
/
OpenFPGA
mirror of https://github.com/lnis-uofu/OpenFPGA.git
1
0
Fork 0
Code Issues Projects Releases Wiki Activity
OpenFPGA/vpr/test/wire.eblif

7 lines
56 B
Plaintext
Raw Blame History

.model top
.inputs di
.outputs do
.names di do
1 1
.end
Reference in New Issue View Git Blame Copy Permalink