OpenFPGA/vpr/test/wire.eblif

7 lines
56 B
Plaintext
Raw Normal View History

.model top
.inputs di
.outputs do
.names di do
1 1
.end