OpenFPGA/openfpga_flow/misc
coolbreeze413 3fa373f8bc add plugins, set yosys install for plugin 2021-11-04 07:22:09 +05:30
..
formality_template.tcl Updated formality python script 2019-09-27 14:00:57 -06:00
fpgaflow_default_tool_path.conf add plugins, set yosys install for plugin 2021-11-04 07:22:09 +05:30
modelsim_proc.tcl Added task support for modelsim script 2019-11-15 23:23:15 -07:00
modelsim_runsim.tcl Fixed modelsim include references 2020-06-11 19:28:13 -06:00
qlf_yosys.ys add plugins, set yosys install for plugin 2021-11-04 07:22:09 +05:30
ys_tmpl_rewrite_flow.ys [Script] Split rewrite yosys scripts into two runs because yosys cannot output consistent verilog files using 'design -reset' 2021-03-10 13:56:35 -07:00
ys_tmpl_yosys_vpr_bram_dsp_dff_flow.ys [Flow] bug fix 2021-10-30 16:09:31 -07:00
ys_tmpl_yosys_vpr_bram_dsp_flow.ys [Flow] bug fix 2021-10-30 16:52:32 -07:00
ys_tmpl_yosys_vpr_bram_flow.ys [Flow] Add comments to clarify the limitations 2021-10-30 19:17:11 -07:00
ys_tmpl_yosys_vpr_dff_flow.ys [Flow] Enable flatten for dff-related yosys scripts 2021-10-30 15:12:34 -07:00
ys_tmpl_yosys_vpr_dsp_flow.ys [Flow] Disable DFFE and SDFF in no-ff Yosys scripts 2021-10-30 14:34:37 -07:00
ys_tmpl_yosys_vpr_flow.ys [Flow] Enable flatten for dff-related yosys scripts 2021-10-30 15:12:34 -07:00
ys_tmpl_yosys_vpr_flow_with_rewrite.ys [Flow] Enable flatten for dff-related yosys scripts 2021-10-30 15:12:34 -07:00