This website requires JavaScript.
Explore
Help
Sign In
riscv
/
OpenFPGA
mirror of
https://github.com/lnis-uofu/OpenFPGA.git
Watch
1
Star
0
Fork
You've already forked OpenFPGA
0
Code
Issues
Projects
Releases
Wiki
Activity
7a3ff94116
OpenFPGA
/
yosys
/
examples
/
intel
/
asicworld_lfsr
/
runme_presynth
5 lines
85 B
Bash
Executable File
Raw
Blame
History
#!/bin/bash
iverilog -o presynth lfsr_updown_tb.v lfsr_updown.v
&&
\
vvp -N presynth
Reference in New Issue
View Git Blame
Copy Permalink