OpenFPGA/yosys/examples/intel/asicworld_lfsr/runme_presynth

5 lines
85 B
Bash
Executable File

#!/bin/bash
iverilog -o presynth lfsr_updown_tb.v lfsr_updown.v &&\
vvp -N presynth