| .. |
|
behavioral_verilog/config
|
update microbenchmark and2 module name
|
2020-04-20 13:37:39 -06:00 |
|
bram
|
update microbenchmark and2 module name
|
2020-04-20 13:37:39 -06:00 |
|
configuration_chain/config
|
update microbenchmark and2 module name
|
2020-04-20 13:37:39 -06:00 |
|
duplicated_grid_pin/config
|
update microbenchmark and2 module name
|
2020-04-20 13:37:39 -06:00 |
|
fabric_chain
|
update microbenchmark and2 module name
|
2020-04-20 13:37:39 -06:00 |
|
flatten_routing/config
|
update microbenchmark and2 module name
|
2020-04-20 13:37:39 -06:00 |
|
frac_lut/config
|
update microbenchmark and2 module name
|
2020-04-20 13:37:39 -06:00 |
|
generate_fabric/config
|
add testcases on generate fabric/testbench only
|
2020-06-11 19:31:01 -06:00 |
|
generate_testbench/config
|
add testcases on generate fabric/testbench only
|
2020-06-11 19:31:01 -06:00 |
|
hard_adder/config
|
update microbenchmark and2 module name
|
2020-04-20 13:37:39 -06:00 |
|
implicit_verilog/config
|
update microbenchmark and2 module name
|
2020-04-20 13:37:39 -06:00 |
|
io
|
update microbenchmark and2 module name
|
2020-04-20 13:37:39 -06:00 |
|
mcnc_big20/config
|
start testing mcnc_big20 using OpenFPGA tasks
|
2020-06-11 19:30:55 -06:00 |
|
mux_design
|
update microbenchmark and2 module name
|
2020-04-20 13:37:39 -06:00 |
|
single_mode/config
|
update microbenchmark and2 module name
|
2020-04-20 13:37:39 -06:00 |
|
spypad/config
|
try to deploy microbenchmark test_mode_low but fail due to .v port mismatch with .blif
|
2020-06-11 19:31:01 -06:00 |
|
untileable/config
|
update microbenchmark and2 module name
|
2020-04-20 13:37:39 -06:00 |
6dd8d347e1