OpenFPGA/openfpga_flow/arch/vpr_only_templates
tangxifan 214d98fbcd add register chain and scan chain to Travis CI 2020-04-12 15:28:22 -06:00
..
k6_N10_40nm.xml Added XML and benchmarks for testing 2020-04-06 00:32:06 -06:00
k6_N10_tileable_40nm.xml Added XML and benchmarks for testing 2020-04-06 00:32:06 -06:00
k6_frac_N10_40nm.xml Added XML and benchmarks for testing 2020-04-06 00:32:06 -06:00
k6_frac_N10_adder_chain_40nm.xml Added XML and benchmarks for testing 2020-04-06 00:32:06 -06:00
k6_frac_N10_adder_chain_mem16K_40nm.xml Added XML and benchmarks for testing 2020-04-06 00:32:06 -06:00
k6_frac_N10_tileable_40nm.xml Added XML and benchmarks for testing 2020-04-06 00:32:06 -06:00
k6_frac_N10_tileable_adder_chain_40nm.xml add test case of BRAM to Travis CI 2020-04-12 14:27:05 -06:00
k6_frac_N10_tileable_adder_chain_mem16K_40nm.xml add test case of BRAM to Travis CI 2020-04-12 14:27:05 -06:00
k6_frac_N10_tileable_adder_chain_mem16K_aib_40nm.xml try to add aib test case. bug found 2020-04-12 14:54:45 -06:00
k6_frac_N10_tileable_adder_chain_mem16K_multi_io_capacity_40nm.xml add io test cases to Travis CI 2020-04-12 15:01:47 -06:00
k6_frac_N10_tileable_adder_chain_mem16K_reduced_io_40nm.xml add io test cases to Travis CI 2020-04-12 15:01:47 -06:00
k6_frac_N10_tileable_adder_chain_wide_mem16K_40nm.xml Added XML and benchmarks for testing 2020-04-06 00:32:06 -06:00
k6_frac_N10_tileable_adder_register_chain_40nm.xml add register chain and scan chain to Travis CI 2020-04-12 15:28:22 -06:00
k6_frac_N10_tileable_adder_register_scan_chain_40nm.xml add register chain and scan chain to Travis CI 2020-04-12 15:28:22 -06:00
k6_frac_N10_tileable_thru_channel_adder_chain_mem16K_40nm.xml Added XML and benchmarks for testing 2020-04-06 00:32:06 -06:00