tangxifan 9eeec05a1f [Test] Bug fix		2021-06-29 19:55:07 -06:00
..
arch_bitstreams	[Architecture] Update external bitstream	2020-09-25 21:30:59 -06:00
benchmarks	[HDL] Bug fix in Verilog syntax	2021-06-22 16:18:46 -06:00
docs	Added first draft of fpga_task script	2019-08-09 00:17:06 -06:00
fabric_keys	[Architecture] Add example fabric key using multiple regions	2020-09-29 14:14:50 -06:00
misc	[Script] Update yosys script using BRAMs	2021-04-27 21:44:27 -06:00
openfpga_arch	[Arch] recover the mem16k arch as it is used in other test cases	2021-04-28 15:05:30 -06:00
openfpga_cell_library	[HDL] Remove the instrusive signal initialization in the configuration flip-flop HDL codes	2021-06-29 11:40:22 -06:00
openfpga_shell_scripts	[Test] Bug fix	2021-06-29 18:51:28 -06:00
openfpga_simulation_settings	[Arch] Add simulation setting for 8-clock architectures	2021-02-22 11:10:03 -07:00
openfpga_yosys_techlib	[Script] Update yosys script due to arch changes in DPRAM sizes	2021-04-28 10:55:59 -06:00
regression_test_scripts	[Test] Add the test cases to regression test	2021-06-29 16:08:22 -06:00
scripts	[Script] Remove the post-processing on ``define_simulation.v`` since it is deprecated	2021-06-29 15:52:42 -06:00
tasks	[Test] Bug fix	2021-06-29 19:55:07 -06:00
tech	Added Power Model Files	2019-08-19 18:55:23 -06:00
vpr_arch	[Arch] Bug fix in the architecture using BRAM spanning two columns	2021-04-28 14:32:17 -06:00
.gitignore	Added first draft of fpga_task script	2019-08-09 00:17:06 -06:00