riscv
/
OpenFPGA
mirror of https://github.com/lnis-uofu/OpenFPGA.git
1
0
Fork 0
Code Issues Projects Releases Wiki Activity
83 Commits 70 Branches 8 Tags 105 MiB
Verilog 51.9%
C++ 20.8%
Tcl 20.5%
Coq 5.7%
Python 0.5%
Other 0.5%
Go to file
Aurelien Alacchi 44bdca0429 Revert "figure_correction_doc_circuit_level" 
This reverts commit 046829bd13.
 		2018-10-08 15:30:47 -06:00
abc_with_bb_support ReadMe modifications to add the beginning of the FPGA-SPICE tutorial 2018-09-27 09:33:39 -06:00
ace2 Fixing minor bugs 2018-09-06 14:25:23 -06:00
compilation Compilation OS added 2018-09-28 17:51:49 -06:00
docs Revert "figure_correction_doc_circuit_level" 2018-10-08 15:30:47 -06:00
examples Update of the Readme and added an example 2018-10-03 17:10:29 -06:00
fpga_flow Update of the Readme and added an example 2018-10-03 17:10:29 -06:00
tutorial initial commit of black-box doc 2018-07-26 13:58:58 -06:00
vpr7_x2p clean up codes 2018-09-27 14:26:08 -06:00
.gitignore update docs 2018-09-14 13:11:51 -06:00
.gitmodules added tangxifan-eda-tools as a submodule 2018-06-28 12:59:12 -06:00
LICENSE Create LICENSE 2018-06-26 21:52:08 -07:00
README.md Update of the Readme and added an example 2018-10-03 17:10:29 -06:00

README.md

Getting Started with FPGA-SPICE

Introduction

FPGA-SPICE is an extension to VPR. It is an IP Verilog Generator allowing reliable and fast testing of heterogeneous architectures.

Compilation

The different ways of compiling can be found in the ./compilation folder.

We currently implemented it for:

  1. Ubuntu 18.04
  2. Red Hat 7.5
  3. MacOS High Sierra 10.13.4

Please note that those were the versions we tested the software for. It might work with earlier versions.

Examples

You can find in the folder ./examples. This will help you get in touch with the software and test different configurations to see how FPGA-SPICE reacts to them.

./example_x.sh allows to launch the script linked to example_x.xml and .blif.

In all the examples, the CLBs are composed of LUTs, FFs and MUXs as a base.

Example 1 shows a very basic design with only 4 inputs on the LUTs and 1 Basic Element in the CLBs. It implements an inverter and allows the user to see the very core of the .xml file.