Ganesh Gore 00ec36c1af Added Modelsim error check in log		2019-11-16 13:18:13 -07:00
..
SpiceNetlists	Moved spice and verilog netlist folder location	2019-08-17 01:49:49 -06:00
VerilogNetlists	passing regression test on dpram benchmarks	2019-11-07 14:57:46 -07:00
arch	passing regression test on dpram benchmarks	2019-11-07 14:57:46 -07:00
benchmarks	passing regression test on dpram benchmarks	2019-11-07 14:57:46 -07:00
docs	Added first draft of fpga_task script	2019-08-09 00:17:06 -06:00
misc	Added task support for modelsim script	2019-11-15 23:23:15 -07:00
scripts	Added Modelsim error check in log	2019-11-16 13:18:13 -07:00
tasks	add python script for batch simulations	2019-11-15 14:23:03 -07:00
tech	Added Power Model Files	2019-08-19 18:55:23 -06:00
.gitignore	Added first draft of fpga_task script	2019-08-09 00:17:06 -06:00