riscv
/
OpenFPGA
mirror of https://github.com/lnis-uofu/OpenFPGA.git
1
0
Fork 0
Code Issues Projects Releases Wiki Activity
OpenFPGA/openfpga_flow/openfpga_simulation_settings
History
tangxifan 89f9d24d32 [Flow] Update simulation settings for multiple clock to allow unique clock port name 2021-01-15 10:35:43 -07:00
..
auto_sim_openfpga.xml add example simulation setting for openfpga flow 2020-06-11 19:31:15 -06:00
fixed_4clock_sim_openfpga.xml [Flow] Update simulation settings for multiple clock to allow unique clock port name 2021-01-15 10:35:43 -07:00
fixed_sim_openfpga.xml add example simulation setting for openfpga flow 2020-06-11 19:31:15 -06:00