This website requires JavaScript.
Explore
Help
Sign In
riscv
/
OpenFPGA
mirror of
https://github.com/lnis-uofu/OpenFPGA.git
Watch
1
Star
0
Fork
You've already forked OpenFPGA
0
Code
Issues
Projects
Releases
Wiki
Activity
013f6d8497
OpenFPGA
/
openfpga_flow
/
tasks
/
fpga_verilog
/
synthesizable_verilog
History
Nachiket Kapre
6bb2e29f17
default to ns for time unit -- synopsys dc whines
2021-02-09 17:04:52 -05:00
..
config
default to ns for time unit -- synopsys dc whines
2021-02-09 17:04:52 -05:00