This website requires JavaScript.
Explore
Help
Sign In
riscv
/
OpenFPGA
mirror of
https://github.com/lnis-uofu/OpenFPGA.git
Watch
1
Star
0
Fork
You've already forked OpenFPGA
0
Code
Issues
Projects
Releases
Wiki
Activity
netlist_name_patch
OpenFPGA
/
openfpga_flow
/
openfpga_simulation_settings
History
tangxifan
77896379e2
[Arch] Add simulation setting for 8-clock architectures
2021-02-22 11:10:03 -07:00
..
auto_sim_openfpga.xml
add example simulation setting for openfpga flow
2020-06-11 19:31:15 -06:00
fixed_4clock_sim_openfpga.xml
[Arch] Add more comments on the 4 clock simulation setting file
2021-02-22 11:04:34 -07:00
fixed_8clock_sim_openfpga.xml
[Arch] Add simulation setting for 8-clock architectures
2021-02-22 11:10:03 -07:00
fixed_sim_openfpga.xml
add example simulation setting for openfpga flow
2020-06-11 19:31:15 -06:00