riscv
/
OpenFPGA
mirror of https://github.com/lnis-uofu/OpenFPGA.git
1
0
Fork 0
Code Issues Projects Releases Wiki Activity
80 Commits 72 Branches 8 Tags 104 MiB
Verilog 51.9%
C++ 20.7%
Tcl 20.5%
Coq 5.7%
Python 0.5%
Other 0.6%
Go to file
tangxifan d89b03abbb keep updating readme 2018-10-01 17:06:54 -06:00
libarchfpga init commit for iccd-2015 2018-10-01 16:58:16 -06:00
pcre init commit for iccd-2015 2018-10-01 16:58:16 -06:00
printhandler init commit for iccd-2015 2018-10-01 16:58:16 -06:00
vpr add manuals 2018-10-01 17:03:50 -06:00
.gitignore update docs 2018-09-14 13:11:51 -06:00
.gitmodules added tangxifan-eda-tools as a submodule 2018-06-28 12:59:12 -06:00
FPGA_SPICE_Manual_20151012.pdf add manuals 2018-10-01 17:03:50 -06:00
LICENSE Create LICENSE 2018-06-26 21:52:08 -07:00
Makefile init commit for iccd-2015 2018-10-01 16:58:16 -06:00
README.md keep updating readme 2018-10-01 17:06:54 -06:00
VPR_User_Manual_7.0.pdf add manuals 2018-10-01 17:03:50 -06:00
getting_started.md Init iccd2015 branch 2018-10-01 16:54:12 -06:00

README.md

Getting Started with FPGA-SPICE

FPGA-SPICE is an extension on VPR7 release. This is the formal release for ICCD 2015 paper:

X. Tang, P. Gaillardon and G. De Micheli, "FPGA-SPICE: A simulation-based power estimation framework for FPGAs," 2015 33rd IEEE International Conference on Computer Design (ICCD), New York, NY, 2015, pp. 696-703. doi: 10.1109/ICCD.2015.7357183

Clone the OpenFPGA git repository:

git clone https://github.com/LNIS-Projects/OpenFPGA.git

Go to the VPR directory and build the tool: cd ./vpr make

Note: if you are using macOS, the graphical interface might not be usable since it requires the X11 library. In this case, open the Makefile and change the line 10 "ENABLE_GRAPHICS = true" to false.

VPR requires a minimum of one XML file that specifies the architecture of the FPGA, and one BLIF file that specifies the logic circuit to be put on the FPGA.

The first example we want to run is go.sh in the same folder as we already are.

./go.sh

If you have questions or comments, please e-mail OpenFPGA team:

General questions:

pierre-emmanuel.gaillardon@utah.edu

Technical issues:

xifan.tang@utah.edu