This website requires JavaScript.
Explore
Help
Sign In
riscv
/
OpenFPGA
mirror of
https://github.com/lnis-uofu/OpenFPGA.git
Watch
1
Star
0
Fork
You've already forked OpenFPGA
0
Code
Issues
Projects
Releases
Wiki
Activity
1,780
Commits
72
Branches
8
Tags
105
MiB
7c9c2451f2
Commit Graph
3 Commits
Author
SHA1
Message
Date
tangxifan
b6bdf78d95
bug fixed for heterogeneous block instances in top module
2020-03-24 17:39:26 -06:00
tangxifan
fc6abc13fd
add physical tile utils to identify pins that have Fc=0
2020-03-21 21:02:47 -06:00
tangxifan
9dc9c2c9f7
add build top module connection functions
2020-02-14 10:45:24 -07:00