tangxifan
|
dfe1db996a
|
[Tool] Remove the hardcoded factor when computing simulation timing; There should be no hidden parameters impacting simulation time
|
2021-06-29 09:56:04 -06:00 |
|
tangxifan
|
2bb514c51a
|
[Tool] Support time unit in writing simulation information file
|
2021-06-25 10:33:29 -06:00 |
|
tangxifan
|
bcc16d732c
|
[Tool] Add new option 'testbench_type' so that simulation task can write different information for different testbenches
|
2021-06-25 10:10:16 -06:00 |
|
tangxifan
|
e4d974c5c8
|
[Tool] Split io location mapping builder from fabric builder
|
2020-11-02 18:27:34 -07:00 |
|
tangxifan
|
460fef5807
|
[FPGA-Verilog] Rename files and functions to distinguish from FPGA-SPICE files and functions
|
2020-09-20 12:58:55 -06:00 |