tangxifan
|
9074bffa68
|
[Tool] Support customized default value in pin constraint file
|
2021-07-01 23:43:19 -06:00 |
|
tangxifan
|
0b49c22682
|
[Tool] Now Verilog testbench generator support adding dedicated stimuli for reset signals from benchmarks
|
2021-04-18 16:11:11 -06:00 |
|
tangxifan
|
6550ea3dfa
|
[Tool] Rework pin constarint API to avoid expose raw data to judge for developers
|
2021-04-18 12:02:49 -06:00 |
|
tangxifan
|
6e9b24f9bf
|
[Tool] Patch the invalid pin constraint net name
|
2021-04-17 19:56:30 -06:00 |
|
tangxifan
|
d95a1e2776
|
[Tool] Encapulate search function in PinConstraint data structure
|
2021-04-17 17:31:55 -06:00 |
|
tangxifan
|
0670c2de59
|
[Tool] Deploy pin constraints to preconfig Verilog module generation
|
2021-01-19 16:56:30 -07:00 |
|
tangxifan
|
ecd955124b
|
[Lib] Add libpcf to CMakelist and bug fix
|
2021-01-19 15:51:14 -07:00 |
|
tangxifan
|
52ac7826eb
|
[Lib] Add a library of parser/writer for pin constraint file (PCF)
|
2021-01-19 15:45:45 -07:00 |