This website requires JavaScript.
Explore
Help
Sign In
riscv
/
OpenFPGA
mirror of
https://github.com/lnis-uofu/OpenFPGA.git
Watch
1
Star
0
Fork
You've already forked OpenFPGA
0
Code
Issues
Projects
Releases
Wiki
Activity
2,003
Commits
72
Branches
8
Tags
105
MiB
290dd1a8a6
Commit Graph
3 Commits
Author
SHA1
Message
Date
tangxifan
290dd1a8a6
add frame decoder builder to all the module graph builder except the top-level
2020-06-11 19:31:09 -06:00
tangxifan
63306ce3a0
add comments to explain the memory organization in the top-level module
2020-04-01 11:05:30 -06:00
tangxifan
c855ab24f5
put build top module memory connections online
2020-02-14 11:07:04 -07:00