This website requires JavaScript.
Explore
Help
Sign In
riscv
/
OpenFPGA
mirror of
https://github.com/lnis-uofu/OpenFPGA.git
Watch
1
Star
0
Fork
You've already forked OpenFPGA
0
Code
Issues
Projects
Releases
Wiki
Activity
3,952
Commits
70
Branches
8
Tags
105
MiB
223e06d23c
Commit Graph
2 Commits
Author
SHA1
Message
Date
tangxifan
5a85ec9fa0
[Benchmark] Reduce default size of FIFO to limit the number of LUTs and BRAMs to be synthesised
2021-04-27 22:09:10 -06:00
tangxifan
1d498bb296
[Benchmark] Add a scalable micro benchmark fifo
2021-04-27 15:26:52 -06:00