tangxifan
|
9269d7106d
|
move rr_graph back to vpr because the reader and writer requires too much dependency on the core engine
|
2020-01-31 15:42:44 -07:00 |
|
tangxifan
|
fb0bcd7a48
|
create rr_graph library to enforce unit test on the new data structures as well as compare to legacy rr_node
|
2020-01-31 12:29:50 -07:00 |
|
tangxifan
|
f1bafffa87
|
add vpr8 libs and core engine for further integration
|
2020-01-03 16:14:42 -07:00 |
|
tangxifan
|
2c7d6e3de4
|
adding port parsers
|
2019-08-09 17:48:55 -06:00 |
|
tangxifan
|
ad8c33e1ba
|
complete the mutators
|
2019-08-08 11:33:11 -06:00 |
|
tangxifan
|
38962c4607
|
adding member functions for circuit library
|
2019-08-07 15:45:27 -06:00 |
|
tangxifan
|
44d21ebb90
|
fixed a bug in Verilog generator supporting SRAM5T
|
2019-06-13 14:42:39 -06:00 |