tangxifan
|
73e9006372
|
add arch file with spy pads
|
2020-04-22 12:56:09 -06:00 |
tangxifan
|
9fb8971281
|
add FPGA arch with spypads to portofilo
|
2020-04-22 11:12:28 -06:00 |
tangxifan
|
f6b7583a2a
|
add tasks for single mode
|
2020-04-20 12:55:40 -06:00 |
tangxifan
|
98878f474b
|
light change on arch file to accelerate mcnc big20 run
|
2020-04-19 12:03:31 -06:00 |
tangxifan
|
95863e996a
|
minor update on arch to use auto layout sizing
|
2020-04-18 18:43:56 -06:00 |
tangxifan
|
2f3a36ee81
|
update timing and rename the arch file
|
2020-04-18 18:39:47 -06:00 |
tangxifan
|
7ce34be175
|
update sample architecture timing
|
2020-04-17 22:06:06 -06:00 |
tangxifan
|
2ea4b8a2a2
|
add more flagship architectures
|
2020-04-17 19:12:27 -06:00 |
tangxifan
|
2ffd174e6a
|
fixed a bug in single mode FPGA; add arch to regression test; deploy full testbench verification on Travis CI
|
2020-04-15 15:48:33 -06:00 |
tangxifan
|
214d98fbcd
|
add register chain and scan chain to Travis CI
|
2020-04-12 15:28:22 -06:00 |
tangxifan
|
148cc74d6a
|
add io test cases to Travis CI
|
2020-04-12 15:01:47 -06:00 |
tangxifan
|
da5af8f0e0
|
try to add aib test case. bug found
|
2020-04-12 14:54:45 -06:00 |
tangxifan
|
600a48edc7
|
add test case of BRAM to Travis CI
|
2020-04-12 14:27:05 -06:00 |
tangxifan
|
68fd296e14
|
add more test vpr architecture to regression tests
|
2020-04-12 12:49:16 -06:00 |
ganeshgore
|
eb3b02277a
|
Added XML and benchmarks for testing
|
2020-04-06 00:32:06 -06:00 |