riscv
/
OpenFPGA
mirror of https://github.com/lnis-uofu/OpenFPGA.git
1
0
Fork 0
Code Issues Projects Releases Wiki Activity

Merge pull request #600 from lnis-uofu/VPR_INTEGRATION 

Fix a small typo to trigger the CI flow.
This commit is contained in:
tangxifan 2022-03-23 08:33:38 +08:00 committed by GitHub
parent e9637e1cd1 781250f0bb
commit f5824ffc20
No known key found for this signature in database
GPG Key ID: 4AEE18F83AFDEB23
1 changed files with 1 additions and 1 deletions
Show Stats Download Patch File Download Diff File Expand all files Collapse all files

2
docs/source/manual/arch_lang/addon_vpr_syntax.rst
View File

@ -8,7 +8,7 @@ Additional Syntax to Original VPR XML
Models, Complex blocks and Physical Tiles Models, Complex blocks and Physical Tiles
~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~ ~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~
Each ``<pb_type>`` should contain a ``<mode>`` that describe the physical implementation of the ``<pb_type>``. Note that this is fully compatible to the VPR architecture XML syntax. Each ``<pb_type>`` should contain a ``<mode>`` that describes the physical implementation of the ``<pb_type>``. Note that this is fully compatible to the VPR architecture XML syntax.
.. note:: ``<model>`` should include the models that describe the primitive ``<pb_type>`` in physical mode. .. note:: ``<model>`` should include the models that describe the primitive ``<pb_type>`` in physical mode.