riscv
/
OpenFPGA
mirror of https://github.com/lnis-uofu/OpenFPGA.git
1
0
Fork 0
Code Issues Projects Releases Wiki Activity

[doc] update clock network details

This commit is contained in:
tangxifan 2024-07-09 11:40:41 -07:00
parent 5efc9d0e00
commit f42884304a
1 changed files with 4 additions and 0 deletions
Show Stats Download Patch File Download Diff File Expand all files Collapse all files

4
docs/source/manual/file_formats/clock_network.rst
View File

@ -187,6 +187,8 @@ Switch Point Settings
The following syntax are applicable to the XML definition tagged by ``switch_point``. The following syntax are applicable to the XML definition tagged by ``switch_point``.
Note that a number of switch points can be defined under each clock spine ``spine``. Note that a number of switch points can be defined under each clock spine ``spine``.
.. note:: Use the coordinate of switch block to define switching points!
.. option:: tap="<string>" .. option:: tap="<string>"
Define which clock spine will be tapped from the current clock spine. Define which clock spine will be tapped from the current clock spine.
@ -307,6 +309,8 @@ For example,
where all the clock spines of the clock network ``clk_tree_0`` tap the clock pins ``clk`` of tile ``clb`` in a VPR architecture description file: where all the clock spines of the clock network ``clk_tree_0`` tap the clock pins ``clk`` of tile ``clb`` in a VPR architecture description file:
.. note:: Use the name of ``subtile`` in the ``to_pin`` when there are a number of subtiles in your tile!
.. code-block:: xml .. code-block:: xml
<tile name="clb"> <tile name="clb">