riscv
/
OpenFPGA
mirror of https://github.com/lnis-uofu/OpenFPGA.git
1
0
Fork 0
Code Issues Projects Releases Wiki Activity

[core] fixed a bug

This commit is contained in:
tangxifan 2024-08-09 17:10:58 -07:00
parent c6246ae905
commit f1ab44a212
1 changed files with 1 additions and 6 deletions
Show Stats Download Patch File Download Diff File Expand all files Collapse all files

7
openfpga/src/utils/openfpga_physical_tile_utils.cpp
View File

@ -180,12 +180,7 @@ int find_physical_tile_pin_index(t_physical_tile_type_ptr physical_tile,
for (const t_sub_tile& sub_tile : physical_tile->sub_tiles) { for (const t_sub_tile& sub_tile : physical_tile->sub_tiles) {
/* Bypass unmatched subtiles*/ /* Bypass unmatched subtiles*/
if (!sub_tile.capacity.is_in_range(tile_info.get_lsb())) { if (!sub_tile.capacity.is_in_range(tile_info.get_lsb())) {
VTR_LOG_ERROR( continue;
"Invalid pin name '%s' whose subtile index is out of range, expect "
"[%lu, "
"%lu]\n",
pin_name.c_str(), sub_tile.capacity.low, sub_tile.capacity.high);
exit(1);
} }
for (const t_physical_tile_port& sub_tile_port : sub_tile.ports) { for (const t_physical_tile_port& sub_tile_port : sub_tile.ports) {
if (std::string(sub_tile_port.name) != pin_info.get_name()) { if (std::string(sub_tile_port.name) != pin_info.get_name()) {