riscv
/
OpenFPGA
mirror of https://github.com/lnis-uofu/OpenFPGA.git
1
0
Fork 0
Code Issues Projects Releases Wiki Activity

[Flow] Enable flatten for dff-related yosys scripts

This commit is contained in:
tangxifan 2021-10-30 15:12:34 -07:00
parent ad5cce0ae8
commit e6cc3c4942
3 changed files with 3 additions and 0 deletions
Show Stats Download Patch File Download Diff File Expand all files Collapse all files

1
openfpga_flow/misc/ys_tmpl_yosys_vpr_dff_flow.ys
View File

@ -10,6 +10,7 @@ proc
techmap -D NO_LUT -map ${YOSYS_DFF_MAP_VERILOG} techmap -D NO_LUT -map ${YOSYS_DFF_MAP_VERILOG}
# Synthesis # Synthesis
flatten
opt_expr opt_expr
opt_clean opt_clean
check check

1
openfpga_flow/misc/ys_tmpl_yosys_vpr_flow.ys
View File

@ -8,6 +8,7 @@ proc
techmap -D NO_LUT -map +/adff2dff.v techmap -D NO_LUT -map +/adff2dff.v
# Synthesis # Synthesis
flatten
opt_expr opt_expr
opt_clean opt_clean
check check

1
openfpga_flow/misc/ys_tmpl_yosys_vpr_flow_with_rewrite.ys
View File

@ -8,6 +8,7 @@ proc
techmap -D NO_LUT -map +/adff2dff.v techmap -D NO_LUT -map +/adff2dff.v
# Synthesis # Synthesis
flatten
opt_expr opt_expr
opt_clean opt_clean
check check