riscv
/
OpenFPGA
mirror of https://github.com/lnis-uofu/OpenFPGA.git
1
0
Fork 0
Code Issues Projects Releases Wiki Activity

use user defined critical path delay in SDC generation

This commit is contained in:
tangxifan 2020-02-28 11:24:39 -07:00
parent 092e10afda
commit de8425874c
3 changed files with 15 additions and 15 deletions
Show Stats Download Patch File Download Diff File Expand all files Collapse all files

4
openfpga/src/base/openfpga_sdc.cpp
View File

@ -64,8 +64,8 @@ void write_pnr_sdc(OpenfpgaContext& openfpga_ctx,
/* Execute only when sdc is enabled */ /* Execute only when sdc is enabled */
if (true == options.generate_sdc_pnr()) { if (true == options.generate_sdc_pnr()) {
print_pnr_sdc(options, print_pnr_sdc(options,
0, /* TODO: add critical path stats to OpenFPGA context */ 1./openfpga_ctx.arch().sim_setting.programming_clock_frequency(),
//openfpga_ctx.vpr_timing_annotation().critical_path_delay(); 1./openfpga_ctx.arch().sim_setting.operating_clock_frequency(),
g_vpr_ctx.device(), g_vpr_ctx.device(),
openfpga_ctx.vpr_device_annotation(), openfpga_ctx.vpr_device_annotation(),
openfpga_ctx.device_rr_gsb(), openfpga_ctx.device_rr_gsb(),

23
openfpga/src/fpga_sdc/pnr_sdc_writer.cpp
View File

@ -35,12 +35,6 @@
/* begin namespace openfpga */ /* begin namespace openfpga */
namespace openfpga { namespace openfpga {
/********************************************************************
* Local variables
*******************************************************************/
constexpr float SDC_FIXED_PROG_CLOCK_PERIOD = 100;
constexpr float SDC_FIXED_CLOCK_PERIOD = 10;
/******************************************************************** /********************************************************************
* Print a SDC file to constrain the global ports of FPGA fabric * Print a SDC file to constrain the global ports of FPGA fabric
* in particular clock ports * in particular clock ports
@ -50,7 +44,8 @@ constexpr float SDC_FIXED_CLOCK_PERIOD = 10;
*******************************************************************/ *******************************************************************/
static static
void print_pnr_sdc_global_ports(const std::string& sdc_dir, void print_pnr_sdc_global_ports(const std::string& sdc_dir,
const float& critical_path_delay, const float& programming_critical_path_delay,
const float& operating_critical_path_delay,
const CircuitLibrary& circuit_lib, const CircuitLibrary& circuit_lib,
const std::vector<CircuitPortId>& global_ports) { const std::vector<CircuitPortId>& global_ports) {
@ -76,11 +71,11 @@ void print_pnr_sdc_global_ports(const std::string& sdc_dir,
continue; continue;
} }
/* Reach here, it means a clock port and we need print constraints */ /* Reach here, it means a clock port and we need print constraints */
float clock_period = critical_path_delay; float clock_period = operating_critical_path_delay;
/* For programming clock, we give a fixed period */ /* For programming clock, we give a fixed period */
if (true == circuit_lib.port_is_prog(clock_port)) { if (true == circuit_lib.port_is_prog(clock_port)) {
clock_period = SDC_FIXED_PROG_CLOCK_PERIOD; clock_period = programming_critical_path_delay;
/* Print comments */ /* Print comments */
fp << "##################################################" << std::endl; fp << "##################################################" << std::endl;
fp << "# Create programmable clock " << std::endl; fp << "# Create programmable clock " << std::endl;
@ -118,7 +113,7 @@ void print_pnr_sdc_global_ports(const std::string& sdc_dir,
fp << "##################################################" << std::endl; fp << "##################################################" << std::endl;
/* Reach here, it means a non-clock global port and we need print constraints */ /* Reach here, it means a non-clock global port and we need print constraints */
float clock_period = SDC_FIXED_CLOCK_PERIOD; float clock_period = operating_critical_path_delay;
for (const size_t& pin : circuit_lib.pins(global_port)) { for (const size_t& pin : circuit_lib.pins(global_port)) {
BasicPort port_to_constrain(circuit_lib.port_prefix(global_port), pin, pin); BasicPort port_to_constrain(circuit_lib.port_prefix(global_port), pin, pin);
fp << "create_clock "; fp << "create_clock ";
@ -343,7 +338,8 @@ void print_pnr_sdc_compact_routing_disable_switch_block_outputs(const std::strin
* 4. Design constraints for breaking the combinational loops in FPGA fabric * 4. Design constraints for breaking the combinational loops in FPGA fabric
*******************************************************************/ *******************************************************************/
void print_pnr_sdc(const PnrSdcOption& sdc_options, void print_pnr_sdc(const PnrSdcOption& sdc_options,
const float& critical_path_delay, const float& programming_critical_path_delay,
const float& operating_critical_path_delay,
const DeviceContext& device_ctx, const DeviceContext& device_ctx,
const VprDeviceAnnotation& device_annotation, const VprDeviceAnnotation& device_annotation,
const DeviceRRGSB& device_rr_gsb, const DeviceRRGSB& device_rr_gsb,
@ -355,7 +351,10 @@ void print_pnr_sdc(const PnrSdcOption& sdc_options,
/* Constrain global ports */ /* Constrain global ports */
if (true == sdc_options.constrain_global_port()) { if (true == sdc_options.constrain_global_port()) {
print_pnr_sdc_global_ports(sdc_options.sdc_dir(), critical_path_delay, circuit_lib, global_ports); print_pnr_sdc_global_ports(sdc_options.sdc_dir(),
programming_critical_path_delay,
operating_critical_path_delay,
circuit_lib, global_ports);
} }
std::string top_module_name = generate_fpga_top_module_name(); std::string top_module_name = generate_fpga_top_module_name();

3
openfpga/src/fpga_sdc/pnr_sdc_writer.h
View File

@ -22,7 +22,8 @@
namespace openfpga { namespace openfpga {
void print_pnr_sdc(const PnrSdcOption& sdc_options, void print_pnr_sdc(const PnrSdcOption& sdc_options,
const float& critical_path_delay, const float& programming_critical_path_delay,
const float& operating_critical_path_delay,
const DeviceContext& device_ctx, const DeviceContext& device_ctx,
const VprDeviceAnnotation& device_annotation, const VprDeviceAnnotation& device_annotation,
const DeviceRRGSB& device_rr_gsb, const DeviceRRGSB& device_rr_gsb,