riscv
/
OpenFPGA
mirror of https://github.com/lnis-uofu/OpenFPGA.git
1
0
Fork 0
Code Issues Projects Releases Wiki Activity

[test] relax minW for counter128, as VPR's router degrades in routability

This commit is contained in:
tangxifan 2022-11-03 19:48:13 -07:00
parent 513f7800aa
commit dc24e41c6b
1 changed files with 1 additions and 1 deletions
Show Stats Download Patch File Download Diff File Expand all files Collapse all files

2
openfpga_flow/tasks/benchmark_sweep/counter128/config/task.conf
View File

@ -21,7 +21,7 @@ openfpga_arch_file=${PATH:OPENFPGA_PATH}/openfpga_flow/openfpga_arch/k6_frac_N10
openfpga_sim_setting_file=${PATH:OPENFPGA_PATH}/openfpga_flow/openfpga_simulation_settings/fixed_sim_openfpga.xml
# VPR parameters
# # Use a fixed routing channel width to save runtime
vpr_route_chan_width=60
vpr_route_chan_width=80
openfpga_vpr_pack_stats_file=vpr_pack_block_usage.txt
[ARCHITECTURES]