riscv
/
OpenFPGA
mirror of https://github.com/lnis-uofu/OpenFPGA.git
1
0
Fork 0
Code Issues Projects Releases Wiki Activity

[engine] now frame view will not build nets for configuration bus

This commit is contained in:
tangxifan 2022-09-01 20:02:00 -07:00
parent 001367ea41
commit d3f08a893c
1 changed files with 8 additions and 6 deletions
Show Stats Download Patch File Download Diff File Expand all files Collapse all files

2
openfpga/src/fabric/build_top_module.cpp
View File

@ -428,6 +428,7 @@ int build_top_module(ModuleManager& module_manager,
/* Add module nets to connect memory cells inside /* Add module nets to connect memory cells inside
* This is a one-shot addition that covers all the memory modules in this pb module! * This is a one-shot addition that covers all the memory modules in this pb module!
*/ */
if (false == frame_view) {
if (0 < module_manager.configurable_children(top_module).size()) { if (0 < module_manager.configurable_children(top_module).size()) {
add_top_module_nets_memory_config_bus(module_manager, decoder_lib, blwl_sr_banks, add_top_module_nets_memory_config_bus(module_manager, decoder_lib, blwl_sr_banks,
top_module, top_module,
@ -435,6 +436,7 @@ int build_top_module(ModuleManager& module_manager,
config_protocol, circuit_lib.design_tech_type(sram_model), config_protocol, circuit_lib.design_tech_type(sram_model),
top_module_num_config_bits); top_module_num_config_bits);
} }
}
/* Add global ports to the top module: /* Add global ports to the top module:
* This is a much easier job after adding sub modules (instances), * This is a much easier job after adding sub modules (instances),