riscv
/
OpenFPGA
mirror of https://github.com/lnis-uofu/OpenFPGA.git
1
0
Fork 0
Code Issues Projects Releases Wiki Activity

[engine] remove warnings and update vtr

This commit is contained in:
tangxifan 2022-09-19 14:53:30 -07:00
parent 90ddd2ce32
commit c922259c23
2 changed files with 1 additions and 4 deletions
Show Stats Download Patch File Download Diff File Expand all files Collapse all files

3
openfpga/src/utils/rr_gsb_utils.cpp
View File

@ -282,9 +282,6 @@ bool is_cb_node_mirror(const RRGraphView& rr_graph,
const e_side& node_side, const e_side& node_side,
const size_t& node_id) { const size_t& node_id) {
/* Ensure rr_nodes are either the output of short-connection or multiplexer */ /* Ensure rr_nodes are either the output of short-connection or multiplexer */
RRNodeId node = base.get_ipin_node(node_side, node_id);
RRNodeId cand_node = cand.get_ipin_node(node_side, node_id);
std::vector<RREdgeId> node_in_edges = base.get_ipin_node_in_edges(rr_graph, node_side, node_id); std::vector<RREdgeId> node_in_edges = base.get_ipin_node_in_edges(rr_graph, node_side, node_id);
std::vector<RREdgeId> cand_node_in_edges = cand.get_ipin_node_in_edges(rr_graph, node_side, node_id); std::vector<RREdgeId> cand_node_in_edges = cand.get_ipin_node_in_edges(rr_graph, node_side, node_id);
if (node_in_edges.size() != cand_node_in_edges.size()) { if (node_in_edges.size() != cand_node_in_edges.size()) {

2
vtr-verilog-to-routing

@ -1 +1 @@
Subproject commit bb895cb73226336caff2eb49017ead3a3dc27f99 Subproject commit 657624796fbdab8c69d14f788bd501a31ef35784